|
@@ -204,3 +204,63 @@ static struct clk clk_sclk_usbphy1 = {
|
|
|
|
|
|
static struct clk clk_pcmcdclk0 = {
|
|
|
.name = "pcmcdclk",
|
|
|
+};
|
|
|
+
|
|
|
+static struct clk clk_pcmcdclk1 = {
|
|
|
+ .name = "pcmcdclk",
|
|
|
+};
|
|
|
+
|
|
|
+static struct clk clk_pcmcdclk2 = {
|
|
|
+ .name = "pcmcdclk",
|
|
|
+};
|
|
|
+
|
|
|
+static struct clk dummy_apb_pclk = {
|
|
|
+ .name = "apb_pclk",
|
|
|
+ .id = -1,
|
|
|
+};
|
|
|
+
|
|
|
+static struct clk *clkset_vpllsrc_list[] = {
|
|
|
+ [0] = &clk_fin_vpll,
|
|
|
+ [1] = &clk_sclk_hdmi27m,
|
|
|
+};
|
|
|
+
|
|
|
+static struct clksrc_sources clkset_vpllsrc = {
|
|
|
+ .sources = clkset_vpllsrc_list,
|
|
|
+ .nr_sources = ARRAY_SIZE(clkset_vpllsrc_list),
|
|
|
+};
|
|
|
+
|
|
|
+static struct clksrc_clk clk_vpllsrc = {
|
|
|
+ .clk = {
|
|
|
+ .name = "vpll_src",
|
|
|
+ .enable = s5pv210_clk_mask0_ctrl,
|
|
|
+ .ctrlbit = (1 << 7),
|
|
|
+ },
|
|
|
+ .sources = &clkset_vpllsrc,
|
|
|
+ .reg_src = { .reg = S5P_CLK_SRC1, .shift = 28, .size = 1 },
|
|
|
+};
|
|
|
+
|
|
|
+static struct clk *clkset_sclk_vpll_list[] = {
|
|
|
+ [0] = &clk_vpllsrc.clk,
|
|
|
+ [1] = &clk_fout_vpll,
|
|
|
+};
|
|
|
+
|
|
|
+static struct clksrc_sources clkset_sclk_vpll = {
|
|
|
+ .sources = clkset_sclk_vpll_list,
|
|
|
+ .nr_sources = ARRAY_SIZE(clkset_sclk_vpll_list),
|
|
|
+};
|
|
|
+
|
|
|
+static struct clksrc_clk clk_sclk_vpll = {
|
|
|
+ .clk = {
|
|
|
+ .name = "sclk_vpll",
|
|
|
+ },
|
|
|
+ .sources = &clkset_sclk_vpll,
|
|
|
+ .reg_src = { .reg = S5P_CLK_SRC0, .shift = 12, .size = 1 },
|
|
|
+};
|
|
|
+
|
|
|
+static struct clk *clkset_moutdmc0src_list[] = {
|
|
|
+ [0] = &clk_sclk_a2m.clk,
|
|
|
+ [1] = &clk_mout_mpll.clk,
|
|
|
+ [2] = NULL,
|
|
|
+ [3] = NULL,
|
|
|
+};
|
|
|
+
|