|
@@ -718,3 +718,62 @@
|
|
|
#define OMAP4_PRM_LDO_SRAM_MPU_CTRL_OFFSET 0x00c4
|
|
|
#define OMAP4430_PRM_LDO_SRAM_MPU_CTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x00c4)
|
|
|
#define OMAP4_PRM_LDO_SRAM_IVA_SETUP_OFFSET 0x00c8
|
|
|
+#define OMAP4430_PRM_LDO_SRAM_IVA_SETUP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x00c8)
|
|
|
+#define OMAP4_PRM_LDO_SRAM_IVA_CTRL_OFFSET 0x00cc
|
|
|
+#define OMAP4430_PRM_LDO_SRAM_IVA_CTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x00cc)
|
|
|
+#define OMAP4_PRM_LDO_ABB_MPU_SETUP_OFFSET 0x00d0
|
|
|
+#define OMAP4430_PRM_LDO_ABB_MPU_SETUP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x00d0)
|
|
|
+#define OMAP4_PRM_LDO_ABB_MPU_CTRL_OFFSET 0x00d4
|
|
|
+#define OMAP4430_PRM_LDO_ABB_MPU_CTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x00d4)
|
|
|
+#define OMAP4_PRM_LDO_ABB_IVA_SETUP_OFFSET 0x00d8
|
|
|
+#define OMAP4430_PRM_LDO_ABB_IVA_SETUP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x00d8)
|
|
|
+#define OMAP4_PRM_LDO_ABB_IVA_CTRL_OFFSET 0x00dc
|
|
|
+#define OMAP4430_PRM_LDO_ABB_IVA_CTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x00dc)
|
|
|
+#define OMAP4_PRM_LDO_BANDGAP_SETUP_OFFSET 0x00e0
|
|
|
+#define OMAP4430_PRM_LDO_BANDGAP_SETUP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x00e0)
|
|
|
+#define OMAP4_PRM_DEVICE_OFF_CTRL_OFFSET 0x00e4
|
|
|
+#define OMAP4430_PRM_DEVICE_OFF_CTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x00e4)
|
|
|
+#define OMAP4_PRM_PHASE1_CNDP_OFFSET 0x00e8
|
|
|
+#define OMAP4430_PRM_PHASE1_CNDP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x00e8)
|
|
|
+#define OMAP4_PRM_PHASE2A_CNDP_OFFSET 0x00ec
|
|
|
+#define OMAP4430_PRM_PHASE2A_CNDP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x00ec)
|
|
|
+#define OMAP4_PRM_PHASE2B_CNDP_OFFSET 0x00f0
|
|
|
+#define OMAP4430_PRM_PHASE2B_CNDP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x00f0)
|
|
|
+#define OMAP4_PRM_MODEM_IF_CTRL_OFFSET 0x00f4
|
|
|
+#define OMAP4430_PRM_MODEM_IF_CTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x00f4)
|
|
|
+#define OMAP4_PRM_VC_ERRST_OFFSET 0x00f8
|
|
|
+#define OMAP4430_PRM_VC_ERRST OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x00f8)
|
|
|
+
|
|
|
+/* Function prototypes */
|
|
|
+# ifndef __ASSEMBLER__
|
|
|
+
|
|
|
+extern u32 omap4_prm_read_inst_reg(s16 inst, u16 idx);
|
|
|
+extern void omap4_prm_write_inst_reg(u32 val, s16 inst, u16 idx);
|
|
|
+extern u32 omap4_prm_rmw_inst_reg_bits(u32 mask, u32 bits, s16 inst, s16 idx);
|
|
|
+
|
|
|
+/* OMAP4-specific VP functions */
|
|
|
+u32 omap4_prm_vp_check_txdone(u8 vp_id);
|
|
|
+void omap4_prm_vp_clear_txdone(u8 vp_id);
|
|
|
+
|
|
|
+/*
|
|
|
+ * OMAP4 access functions for voltage controller (VC) and
|
|
|
+ * voltage proccessor (VP) in the PRM.
|
|
|
+ */
|
|
|
+extern u32 omap4_prm_vcvp_read(u8 offset);
|
|
|
+extern void omap4_prm_vcvp_write(u32 val, u8 offset);
|
|
|
+extern u32 omap4_prm_vcvp_rmw(u32 mask, u32 bits, u8 offset);
|
|
|
+
|
|
|
+extern void omap44xx_prm_reconfigure_io_chain(void);
|
|
|
+
|
|
|
+/* PRM interrupt-related functions */
|
|
|
+extern void omap44xx_prm_read_pending_irqs(unsigned long *events);
|
|
|
+extern void omap44xx_prm_ocp_barrier(void);
|
|
|
+extern void omap44xx_prm_save_and_clear_irqen(u32 *saved_mask);
|
|
|
+extern void omap44xx_prm_restore_irqen(u32 *saved_mask);
|
|
|
+
|
|
|
+extern int __init omap44xx_prm_init(void);
|
|
|
+extern u32 omap44xx_prm_get_reset_sources(void);
|
|
|
+
|
|
|
+# endif
|
|
|
+
|
|
|
+#endif
|