|
|
@@ -623,3 +623,178 @@
|
|
|
#define bfin_read_USB_DMA1ADDRLOW() bfin_read16(USB_DMA1ADDRLOW)
|
|
|
#define bfin_write_USB_DMA1ADDRLOW(val) bfin_write16(USB_DMA1ADDRLOW, val)
|
|
|
#define bfin_read_USB_DMA1ADDRHIGH() bfin_read16(USB_DMA1ADDRHIGH)
|
|
|
+#define bfin_write_USB_DMA1ADDRHIGH(val) bfin_write16(USB_DMA1ADDRHIGH, val)
|
|
|
+#define bfin_read_USB_DMA1COUNTLOW() bfin_read16(USB_DMA1COUNTLOW)
|
|
|
+#define bfin_write_USB_DMA1COUNTLOW(val) bfin_write16(USB_DMA1COUNTLOW, val)
|
|
|
+#define bfin_read_USB_DMA1COUNTHIGH() bfin_read16(USB_DMA1COUNTHIGH)
|
|
|
+#define bfin_write_USB_DMA1COUNTHIGH(val) bfin_write16(USB_DMA1COUNTHIGH, val)
|
|
|
+
|
|
|
+/* USB Channel 2 Config Registers */
|
|
|
+
|
|
|
+#define bfin_read_USB_DMA2CONTROL() bfin_read16(USB_DMA2CONTROL)
|
|
|
+#define bfin_write_USB_DMA2CONTROL(val) bfin_write16(USB_DMA2CONTROL, val)
|
|
|
+#define bfin_read_USB_DMA2ADDRLOW() bfin_read16(USB_DMA2ADDRLOW)
|
|
|
+#define bfin_write_USB_DMA2ADDRLOW(val) bfin_write16(USB_DMA2ADDRLOW, val)
|
|
|
+#define bfin_read_USB_DMA2ADDRHIGH() bfin_read16(USB_DMA2ADDRHIGH)
|
|
|
+#define bfin_write_USB_DMA2ADDRHIGH(val) bfin_write16(USB_DMA2ADDRHIGH, val)
|
|
|
+#define bfin_read_USB_DMA2COUNTLOW() bfin_read16(USB_DMA2COUNTLOW)
|
|
|
+#define bfin_write_USB_DMA2COUNTLOW(val) bfin_write16(USB_DMA2COUNTLOW, val)
|
|
|
+#define bfin_read_USB_DMA2COUNTHIGH() bfin_read16(USB_DMA2COUNTHIGH)
|
|
|
+#define bfin_write_USB_DMA2COUNTHIGH(val) bfin_write16(USB_DMA2COUNTHIGH, val)
|
|
|
+
|
|
|
+/* USB Channel 3 Config Registers */
|
|
|
+
|
|
|
+#define bfin_read_USB_DMA3CONTROL() bfin_read16(USB_DMA3CONTROL)
|
|
|
+#define bfin_write_USB_DMA3CONTROL(val) bfin_write16(USB_DMA3CONTROL, val)
|
|
|
+#define bfin_read_USB_DMA3ADDRLOW() bfin_read16(USB_DMA3ADDRLOW)
|
|
|
+#define bfin_write_USB_DMA3ADDRLOW(val) bfin_write16(USB_DMA3ADDRLOW, val)
|
|
|
+#define bfin_read_USB_DMA3ADDRHIGH() bfin_read16(USB_DMA3ADDRHIGH)
|
|
|
+#define bfin_write_USB_DMA3ADDRHIGH(val) bfin_write16(USB_DMA3ADDRHIGH, val)
|
|
|
+#define bfin_read_USB_DMA3COUNTLOW() bfin_read16(USB_DMA3COUNTLOW)
|
|
|
+#define bfin_write_USB_DMA3COUNTLOW(val) bfin_write16(USB_DMA3COUNTLOW, val)
|
|
|
+#define bfin_read_USB_DMA3COUNTHIGH() bfin_read16(USB_DMA3COUNTHIGH)
|
|
|
+#define bfin_write_USB_DMA3COUNTHIGH(val) bfin_write16(USB_DMA3COUNTHIGH, val)
|
|
|
+
|
|
|
+/* USB Channel 4 Config Registers */
|
|
|
+
|
|
|
+#define bfin_read_USB_DMA4CONTROL() bfin_read16(USB_DMA4CONTROL)
|
|
|
+#define bfin_write_USB_DMA4CONTROL(val) bfin_write16(USB_DMA4CONTROL, val)
|
|
|
+#define bfin_read_USB_DMA4ADDRLOW() bfin_read16(USB_DMA4ADDRLOW)
|
|
|
+#define bfin_write_USB_DMA4ADDRLOW(val) bfin_write16(USB_DMA4ADDRLOW, val)
|
|
|
+#define bfin_read_USB_DMA4ADDRHIGH() bfin_read16(USB_DMA4ADDRHIGH)
|
|
|
+#define bfin_write_USB_DMA4ADDRHIGH(val) bfin_write16(USB_DMA4ADDRHIGH, val)
|
|
|
+#define bfin_read_USB_DMA4COUNTLOW() bfin_read16(USB_DMA4COUNTLOW)
|
|
|
+#define bfin_write_USB_DMA4COUNTLOW(val) bfin_write16(USB_DMA4COUNTLOW, val)
|
|
|
+#define bfin_read_USB_DMA4COUNTHIGH() bfin_read16(USB_DMA4COUNTHIGH)
|
|
|
+#define bfin_write_USB_DMA4COUNTHIGH(val) bfin_write16(USB_DMA4COUNTHIGH, val)
|
|
|
+
|
|
|
+/* USB Channel 5 Config Registers */
|
|
|
+
|
|
|
+#define bfin_read_USB_DMA5CONTROL() bfin_read16(USB_DMA5CONTROL)
|
|
|
+#define bfin_write_USB_DMA5CONTROL(val) bfin_write16(USB_DMA5CONTROL, val)
|
|
|
+#define bfin_read_USB_DMA5ADDRLOW() bfin_read16(USB_DMA5ADDRLOW)
|
|
|
+#define bfin_write_USB_DMA5ADDRLOW(val) bfin_write16(USB_DMA5ADDRLOW, val)
|
|
|
+#define bfin_read_USB_DMA5ADDRHIGH() bfin_read16(USB_DMA5ADDRHIGH)
|
|
|
+#define bfin_write_USB_DMA5ADDRHIGH(val) bfin_write16(USB_DMA5ADDRHIGH, val)
|
|
|
+#define bfin_read_USB_DMA5COUNTLOW() bfin_read16(USB_DMA5COUNTLOW)
|
|
|
+#define bfin_write_USB_DMA5COUNTLOW(val) bfin_write16(USB_DMA5COUNTLOW, val)
|
|
|
+#define bfin_read_USB_DMA5COUNTHIGH() bfin_read16(USB_DMA5COUNTHIGH)
|
|
|
+#define bfin_write_USB_DMA5COUNTHIGH(val) bfin_write16(USB_DMA5COUNTHIGH, val)
|
|
|
+
|
|
|
+/* USB Channel 6 Config Registers */
|
|
|
+
|
|
|
+#define bfin_read_USB_DMA6CONTROL() bfin_read16(USB_DMA6CONTROL)
|
|
|
+#define bfin_write_USB_DMA6CONTROL(val) bfin_write16(USB_DMA6CONTROL, val)
|
|
|
+#define bfin_read_USB_DMA6ADDRLOW() bfin_read16(USB_DMA6ADDRLOW)
|
|
|
+#define bfin_write_USB_DMA6ADDRLOW(val) bfin_write16(USB_DMA6ADDRLOW, val)
|
|
|
+#define bfin_read_USB_DMA6ADDRHIGH() bfin_read16(USB_DMA6ADDRHIGH)
|
|
|
+#define bfin_write_USB_DMA6ADDRHIGH(val) bfin_write16(USB_DMA6ADDRHIGH, val)
|
|
|
+#define bfin_read_USB_DMA6COUNTLOW() bfin_read16(USB_DMA6COUNTLOW)
|
|
|
+#define bfin_write_USB_DMA6COUNTLOW(val) bfin_write16(USB_DMA6COUNTLOW, val)
|
|
|
+#define bfin_read_USB_DMA6COUNTHIGH() bfin_read16(USB_DMA6COUNTHIGH)
|
|
|
+#define bfin_write_USB_DMA6COUNTHIGH(val) bfin_write16(USB_DMA6COUNTHIGH, val)
|
|
|
+
|
|
|
+/* USB Channel 7 Config Registers */
|
|
|
+
|
|
|
+#define bfin_read_USB_DMA7CONTROL() bfin_read16(USB_DMA7CONTROL)
|
|
|
+#define bfin_write_USB_DMA7CONTROL(val) bfin_write16(USB_DMA7CONTROL, val)
|
|
|
+#define bfin_read_USB_DMA7ADDRLOW() bfin_read16(USB_DMA7ADDRLOW)
|
|
|
+#define bfin_write_USB_DMA7ADDRLOW(val) bfin_write16(USB_DMA7ADDRLOW, val)
|
|
|
+#define bfin_read_USB_DMA7ADDRHIGH() bfin_read16(USB_DMA7ADDRHIGH)
|
|
|
+#define bfin_write_USB_DMA7ADDRHIGH(val) bfin_write16(USB_DMA7ADDRHIGH, val)
|
|
|
+#define bfin_read_USB_DMA7COUNTLOW() bfin_read16(USB_DMA7COUNTLOW)
|
|
|
+#define bfin_write_USB_DMA7COUNTLOW(val) bfin_write16(USB_DMA7COUNTLOW, val)
|
|
|
+#define bfin_read_USB_DMA7COUNTHIGH() bfin_read16(USB_DMA7COUNTHIGH)
|
|
|
+#define bfin_write_USB_DMA7COUNTHIGH(val) bfin_write16(USB_DMA7COUNTHIGH, val)
|
|
|
+
|
|
|
+/* Keybfin_read_()ad Registers */
|
|
|
+
|
|
|
+#define bfin_read_KPAD_CTL() bfin_read16(KPAD_CTL)
|
|
|
+#define bfin_write_KPAD_CTL(val) bfin_write16(KPAD_CTL, val)
|
|
|
+#define bfin_read_KPAD_PRESCALE() bfin_read16(KPAD_PRESCALE)
|
|
|
+#define bfin_write_KPAD_PRESCALE(val) bfin_write16(KPAD_PRESCALE, val)
|
|
|
+#define bfin_read_KPAD_MSEL() bfin_read16(KPAD_MSEL)
|
|
|
+#define bfin_write_KPAD_MSEL(val) bfin_write16(KPAD_MSEL, val)
|
|
|
+#define bfin_read_KPAD_ROWCOL() bfin_read16(KPAD_ROWCOL)
|
|
|
+#define bfin_write_KPAD_ROWCOL(val) bfin_write16(KPAD_ROWCOL, val)
|
|
|
+#define bfin_read_KPAD_STAT() bfin_read16(KPAD_STAT)
|
|
|
+#define bfin_write_KPAD_STAT(val) bfin_write16(KPAD_STAT, val)
|
|
|
+#define bfin_read_KPAD_SOFTEVAL() bfin_read16(KPAD_SOFTEVAL)
|
|
|
+#define bfin_write_KPAD_SOFTEVAL(val) bfin_write16(KPAD_SOFTEVAL, val)
|
|
|
+
|
|
|
+/* Pixel Combfin_read_()ositor (PIXC) Registers */
|
|
|
+
|
|
|
+#define bfin_read_PIXC_CTL() bfin_read16(PIXC_CTL)
|
|
|
+#define bfin_write_PIXC_CTL(val) bfin_write16(PIXC_CTL, val)
|
|
|
+#define bfin_read_PIXC_PPL() bfin_read16(PIXC_PPL)
|
|
|
+#define bfin_write_PIXC_PPL(val) bfin_write16(PIXC_PPL, val)
|
|
|
+#define bfin_read_PIXC_LPF() bfin_read16(PIXC_LPF)
|
|
|
+#define bfin_write_PIXC_LPF(val) bfin_write16(PIXC_LPF, val)
|
|
|
+#define bfin_read_PIXC_AHSTART() bfin_read16(PIXC_AHSTART)
|
|
|
+#define bfin_write_PIXC_AHSTART(val) bfin_write16(PIXC_AHSTART, val)
|
|
|
+#define bfin_read_PIXC_AHEND() bfin_read16(PIXC_AHEND)
|
|
|
+#define bfin_write_PIXC_AHEND(val) bfin_write16(PIXC_AHEND, val)
|
|
|
+#define bfin_read_PIXC_AVSTART() bfin_read16(PIXC_AVSTART)
|
|
|
+#define bfin_write_PIXC_AVSTART(val) bfin_write16(PIXC_AVSTART, val)
|
|
|
+#define bfin_read_PIXC_AVEND() bfin_read16(PIXC_AVEND)
|
|
|
+#define bfin_write_PIXC_AVEND(val) bfin_write16(PIXC_AVEND, val)
|
|
|
+#define bfin_read_PIXC_ATRANSP() bfin_read16(PIXC_ATRANSP)
|
|
|
+#define bfin_write_PIXC_ATRANSP(val) bfin_write16(PIXC_ATRANSP, val)
|
|
|
+#define bfin_read_PIXC_BHSTART() bfin_read16(PIXC_BHSTART)
|
|
|
+#define bfin_write_PIXC_BHSTART(val) bfin_write16(PIXC_BHSTART, val)
|
|
|
+#define bfin_read_PIXC_BHEND() bfin_read16(PIXC_BHEND)
|
|
|
+#define bfin_write_PIXC_BHEND(val) bfin_write16(PIXC_BHEND, val)
|
|
|
+#define bfin_read_PIXC_BVSTART() bfin_read16(PIXC_BVSTART)
|
|
|
+#define bfin_write_PIXC_BVSTART(val) bfin_write16(PIXC_BVSTART, val)
|
|
|
+#define bfin_read_PIXC_BVEND() bfin_read16(PIXC_BVEND)
|
|
|
+#define bfin_write_PIXC_BVEND(val) bfin_write16(PIXC_BVEND, val)
|
|
|
+#define bfin_read_PIXC_BTRANSP() bfin_read16(PIXC_BTRANSP)
|
|
|
+#define bfin_write_PIXC_BTRANSP(val) bfin_write16(PIXC_BTRANSP, val)
|
|
|
+#define bfin_read_PIXC_INTRSTAT() bfin_read16(PIXC_INTRSTAT)
|
|
|
+#define bfin_write_PIXC_INTRSTAT(val) bfin_write16(PIXC_INTRSTAT, val)
|
|
|
+#define bfin_read_PIXC_RYCON() bfin_read32(PIXC_RYCON)
|
|
|
+#define bfin_write_PIXC_RYCON(val) bfin_write32(PIXC_RYCON, val)
|
|
|
+#define bfin_read_PIXC_GUCON() bfin_read32(PIXC_GUCON)
|
|
|
+#define bfin_write_PIXC_GUCON(val) bfin_write32(PIXC_GUCON, val)
|
|
|
+#define bfin_read_PIXC_BVCON() bfin_read32(PIXC_BVCON)
|
|
|
+#define bfin_write_PIXC_BVCON(val) bfin_write32(PIXC_BVCON, val)
|
|
|
+#define bfin_read_PIXC_CCBIAS() bfin_read32(PIXC_CCBIAS)
|
|
|
+#define bfin_write_PIXC_CCBIAS(val) bfin_write32(PIXC_CCBIAS, val)
|
|
|
+#define bfin_read_PIXC_TC() bfin_read32(PIXC_TC)
|
|
|
+#define bfin_write_PIXC_TC(val) bfin_write32(PIXC_TC, val)
|
|
|
+
|
|
|
+/* Handshake MDMA 0 Registers */
|
|
|
+
|
|
|
+#define bfin_read_HMDMA0_CONTROL() bfin_read16(HMDMA0_CONTROL)
|
|
|
+#define bfin_write_HMDMA0_CONTROL(val) bfin_write16(HMDMA0_CONTROL, val)
|
|
|
+#define bfin_read_HMDMA0_ECINIT() bfin_read16(HMDMA0_ECINIT)
|
|
|
+#define bfin_write_HMDMA0_ECINIT(val) bfin_write16(HMDMA0_ECINIT, val)
|
|
|
+#define bfin_read_HMDMA0_BCINIT() bfin_read16(HMDMA0_BCINIT)
|
|
|
+#define bfin_write_HMDMA0_BCINIT(val) bfin_write16(HMDMA0_BCINIT, val)
|
|
|
+#define bfin_read_HMDMA0_ECURGENT() bfin_read16(HMDMA0_ECURGENT)
|
|
|
+#define bfin_write_HMDMA0_ECURGENT(val) bfin_write16(HMDMA0_ECURGENT, val)
|
|
|
+#define bfin_read_HMDMA0_ECOVERFLOW() bfin_read16(HMDMA0_ECOVERFLOW)
|
|
|
+#define bfin_write_HMDMA0_ECOVERFLOW(val) bfin_write16(HMDMA0_ECOVERFLOW, val)
|
|
|
+#define bfin_read_HMDMA0_ECOUNT() bfin_read16(HMDMA0_ECOUNT)
|
|
|
+#define bfin_write_HMDMA0_ECOUNT(val) bfin_write16(HMDMA0_ECOUNT, val)
|
|
|
+#define bfin_read_HMDMA0_BCOUNT() bfin_read16(HMDMA0_BCOUNT)
|
|
|
+#define bfin_write_HMDMA0_BCOUNT(val) bfin_write16(HMDMA0_BCOUNT, val)
|
|
|
+
|
|
|
+/* Handshake MDMA 1 Registers */
|
|
|
+
|
|
|
+#define bfin_read_HMDMA1_CONTROL() bfin_read16(HMDMA1_CONTROL)
|
|
|
+#define bfin_write_HMDMA1_CONTROL(val) bfin_write16(HMDMA1_CONTROL, val)
|
|
|
+#define bfin_read_HMDMA1_ECINIT() bfin_read16(HMDMA1_ECINIT)
|
|
|
+#define bfin_write_HMDMA1_ECINIT(val) bfin_write16(HMDMA1_ECINIT, val)
|
|
|
+#define bfin_read_HMDMA1_BCINIT() bfin_read16(HMDMA1_BCINIT)
|
|
|
+#define bfin_write_HMDMA1_BCINIT(val) bfin_write16(HMDMA1_BCINIT, val)
|
|
|
+#define bfin_read_HMDMA1_ECURGENT() bfin_read16(HMDMA1_ECURGENT)
|
|
|
+#define bfin_write_HMDMA1_ECURGENT(val) bfin_write16(HMDMA1_ECURGENT, val)
|
|
|
+#define bfin_read_HMDMA1_ECOVERFLOW() bfin_read16(HMDMA1_ECOVERFLOW)
|
|
|
+#define bfin_write_HMDMA1_ECOVERFLOW(val) bfin_write16(HMDMA1_ECOVERFLOW, val)
|
|
|
+#define bfin_read_HMDMA1_ECOUNT() bfin_read16(HMDMA1_ECOUNT)
|
|
|
+#define bfin_write_HMDMA1_ECOUNT(val) bfin_write16(HMDMA1_ECOUNT, val)
|
|
|
+#define bfin_read_HMDMA1_BCOUNT() bfin_read16(HMDMA1_BCOUNT)
|
|
|
+#define bfin_write_HMDMA1_BCOUNT(val) bfin_write16(HMDMA1_BCOUNT, val)
|
|
|
+
|
|
|
+#endif /* _CDEF_BF547_H */
|
李欣儒