|
@@ -337,3 +337,55 @@
|
|
#define GT_SDRAM_ADDRDECODE_ADDR_SHF 0
|
|
#define GT_SDRAM_ADDRDECODE_ADDR_SHF 0
|
|
#define GT_SDRAM_ADDRDECODE_ADDR_MSK (MSK(3) << GT_SDRAM_ADDRDECODE_ADDR_SHF)
|
|
#define GT_SDRAM_ADDRDECODE_ADDR_MSK (MSK(3) << GT_SDRAM_ADDRDECODE_ADDR_SHF)
|
|
#define GT_SDRAM_ADDRDECODE_ADDR_0 0
|
|
#define GT_SDRAM_ADDRDECODE_ADDR_0 0
|
|
|
|
+#define GT_SDRAM_ADDRDECODE_ADDR_1 1
|
|
|
|
+#define GT_SDRAM_ADDRDECODE_ADDR_2 2
|
|
|
|
+#define GT_SDRAM_ADDRDECODE_ADDR_3 3
|
|
|
|
+#define GT_SDRAM_ADDRDECODE_ADDR_4 4
|
|
|
|
+#define GT_SDRAM_ADDRDECODE_ADDR_5 5
|
|
|
|
+#define GT_SDRAM_ADDRDECODE_ADDR_6 6
|
|
|
|
+#define GT_SDRAM_ADDRDECODE_ADDR_7 7
|
|
|
|
+
|
|
|
|
+
|
|
|
|
+#define GT_SDRAM_B0_CASLAT_SHF 0
|
|
|
|
+#define GT_SDRAM_B0_CASLAT_MSK (MSK(2) << GT_SDRAM_B0__SHF)
|
|
|
|
+#define GT_SDRAM_B0_CASLAT_2 1
|
|
|
|
+#define GT_SDRAM_B0_CASLAT_3 2
|
|
|
|
+
|
|
|
|
+#define GT_SDRAM_B0_FTDIS_SHF 2
|
|
|
|
+#define GT_SDRAM_B0_FTDIS_MSK (MSK(1) << GT_SDRAM_B0_FTDIS_SHF)
|
|
|
|
+#define GT_SDRAM_B0_FTDIS_BIT GT_SDRAM_B0_FTDIS_MSK
|
|
|
|
+
|
|
|
|
+#define GT_SDRAM_B0_SRASPRCHG_SHF 3
|
|
|
|
+#define GT_SDRAM_B0_SRASPRCHG_MSK (MSK(1) << GT_SDRAM_B0_SRASPRCHG_SHF)
|
|
|
|
+#define GT_SDRAM_B0_SRASPRCHG_BIT GT_SDRAM_B0_SRASPRCHG_MSK
|
|
|
|
+#define GT_SDRAM_B0_SRASPRCHG_2 0
|
|
|
|
+#define GT_SDRAM_B0_SRASPRCHG_3 1
|
|
|
|
+
|
|
|
|
+#define GT_SDRAM_B0_B0COMPAB_SHF 4
|
|
|
|
+#define GT_SDRAM_B0_B0COMPAB_MSK (MSK(1) << GT_SDRAM_B0_B0COMPAB_SHF)
|
|
|
|
+#define GT_SDRAM_B0_B0COMPAB_BIT GT_SDRAM_B0_B0COMPAB_MSK
|
|
|
|
+
|
|
|
|
+#define GT_SDRAM_B0_64BITINT_SHF 5
|
|
|
|
+#define GT_SDRAM_B0_64BITINT_MSK (MSK(1) << GT_SDRAM_B0_64BITINT_SHF)
|
|
|
|
+#define GT_SDRAM_B0_64BITINT_BIT GT_SDRAM_B0_64BITINT_MSK
|
|
|
|
+#define GT_SDRAM_B0_64BITINT_2 0
|
|
|
|
+#define GT_SDRAM_B0_64BITINT_4 1
|
|
|
|
+
|
|
|
|
+#define GT_SDRAM_B0_BW_SHF 6
|
|
|
|
+#define GT_SDRAM_B0_BW_MSK (MSK(1) << GT_SDRAM_B0_BW_SHF)
|
|
|
|
+#define GT_SDRAM_B0_BW_BIT GT_SDRAM_B0_BW_MSK
|
|
|
|
+#define GT_SDRAM_B0_BW_32 0
|
|
|
|
+#define GT_SDRAM_B0_BW_64 1
|
|
|
|
+
|
|
|
|
+#define GT_SDRAM_B0_BLODD_SHF 7
|
|
|
|
+#define GT_SDRAM_B0_BLODD_MSK (MSK(1) << GT_SDRAM_B0_BLODD_SHF)
|
|
|
|
+#define GT_SDRAM_B0_BLODD_BIT GT_SDRAM_B0_BLODD_MSK
|
|
|
|
+
|
|
|
|
+#define GT_SDRAM_B0_PAR_SHF 8
|
|
|
|
+#define GT_SDRAM_B0_PAR_MSK (MSK(1) << GT_SDRAM_B0_PAR_SHF)
|
|
|
|
+#define GT_SDRAM_B0_PAR_BIT GT_SDRAM_B0_PAR_MSK
|
|
|
|
+
|
|
|
|
+#define GT_SDRAM_B0_BYPASS_SHF 9
|
|
|
|
+#define GT_SDRAM_B0_BYPASS_MSK (MSK(1) << GT_SDRAM_B0_BYPASS_SHF)
|
|
|
|
+#define GT_SDRAM_B0_BYPASS_BIT GT_SDRAM_B0_BYPASS_MSK
|
|
|
|
+
|