|
@@ -650,3 +650,63 @@
|
|
|
#define LPC32XX_UARTCTL_CLKMODE _UCREG(0x04)
|
|
|
#define LPC32XX_UARTCTL_CLOOP _UCREG(0x08)
|
|
|
|
|
|
+/*
|
|
|
+ * ctrl register definitions
|
|
|
+ */
|
|
|
+#define LPC32XX_UART_U3_MD_CTRL_EN _BIT(11)
|
|
|
+#define LPC32XX_UART_IRRX6_INV_EN _BIT(10)
|
|
|
+#define LPC32XX_UART_HDPX_EN _BIT(9)
|
|
|
+#define LPC32XX_UART_UART6_IRDAMOD_BYPASS _BIT(5)
|
|
|
+#define LPC32XX_RT_IRTX6_INV_EN _BIT(4)
|
|
|
+#define LPC32XX_RT_IRTX6_INV_MIR_EN _BIT(3)
|
|
|
+#define LPC32XX_RT_RX_IRPULSE_3_16_115K _BIT(2)
|
|
|
+#define LPC32XX_RT_TX_IRPULSE_3_16_115K _BIT(1)
|
|
|
+#define LPC32XX_UART_U5_ROUTE_TO_USB _BIT(0)
|
|
|
+
|
|
|
+/*
|
|
|
+ * clkmode register definitions
|
|
|
+ */
|
|
|
+#define LPC32XX_UART_ENABLED_CLOCKS(n) (((n) >> 16) & 0x7F)
|
|
|
+#define LPC32XX_UART_ENABLED_CLOCK(n, u) (((n) >> (16 + (u))) & 0x1)
|
|
|
+#define LPC32XX_UART_ENABLED_CLKS_ANY _BIT(14)
|
|
|
+#define LPC32XX_UART_CLKMODE_OFF 0x0
|
|
|
+#define LPC32XX_UART_CLKMODE_ON 0x1
|
|
|
+#define LPC32XX_UART_CLKMODE_AUTO 0x2
|
|
|
+#define LPC32XX_UART_CLKMODE_MASK(u) (0x3 << ((((u) - 3) * 2) + 4))
|
|
|
+#define LPC32XX_UART_CLKMODE_LOAD(m, u) ((m) << ((((u) - 3) * 2) + 4))
|
|
|
+
|
|
|
+/*
|
|
|
+ * GPIO Module Register offsets
|
|
|
+ */
|
|
|
+#define _GPREG(x) io_p2v(LPC32XX_GPIO_BASE + (x))
|
|
|
+#define LPC32XX_GPIO_P_MUX_SET _GPREG(0x100)
|
|
|
+#define LPC32XX_GPIO_P_MUX_CLR _GPREG(0x104)
|
|
|
+#define LPC32XX_GPIO_P_MUX_STATE _GPREG(0x108)
|
|
|
+#define LPC32XX_GPIO_P3_MUX_SET _GPREG(0x110)
|
|
|
+#define LPC32XX_GPIO_P3_MUX_CLR _GPREG(0x114)
|
|
|
+#define LPC32XX_GPIO_P3_MUX_STATE _GPREG(0x118)
|
|
|
+#define LPC32XX_GPIO_P0_MUX_SET _GPREG(0x120)
|
|
|
+#define LPC32XX_GPIO_P0_MUX_CLR _GPREG(0x124)
|
|
|
+#define LPC32XX_GPIO_P0_MUX_STATE _GPREG(0x128)
|
|
|
+#define LPC32XX_GPIO_P1_MUX_SET _GPREG(0x130)
|
|
|
+#define LPC32XX_GPIO_P1_MUX_CLR _GPREG(0x134)
|
|
|
+#define LPC32XX_GPIO_P1_MUX_STATE _GPREG(0x138)
|
|
|
+#define LPC32XX_GPIO_P2_MUX_SET _GPREG(0x028)
|
|
|
+#define LPC32XX_GPIO_P2_MUX_CLR _GPREG(0x02C)
|
|
|
+#define LPC32XX_GPIO_P2_MUX_STATE _GPREG(0x030)
|
|
|
+
|
|
|
+/*
|
|
|
+ * USB Otg Registers
|
|
|
+ */
|
|
|
+#define _OTGREG(x) io_p2v(LPC32XX_USB_OTG_BASE + (x))
|
|
|
+#define LPC32XX_USB_OTG_CLK_CTRL _OTGREG(0xFF4)
|
|
|
+#define LPC32XX_USB_OTG_CLK_STAT _OTGREG(0xFF8)
|
|
|
+
|
|
|
+/* USB OTG CLK CTRL bit defines */
|
|
|
+#define LPC32XX_USB_OTG_AHB_M_CLOCK_ON _BIT(4)
|
|
|
+#define LPC32XX_USB_OTG_OTG_CLOCK_ON _BIT(3)
|
|
|
+#define LPC32XX_USB_OTG_I2C_CLOCK_ON _BIT(2)
|
|
|
+#define LPC32XX_USB_OTG_DEV_CLOCK_ON _BIT(1)
|
|
|
+#define LPC32XX_USB_OTG_HOST_CLOCK_ON _BIT(0)
|
|
|
+
|
|
|
+#endif
|