|
@@ -824,3 +824,124 @@ static int _init_opt_clks(struct omap_hwmod *oh)
|
|
|
oc->_clk = c;
|
|
|
/*
|
|
|
* HACK: This needs a re-visit once clk_prepare() is implemented
|
|
|
+ * to do something meaningful. Today its just a no-op.
|
|
|
+ * If clk_prepare() is used at some point to do things like
|
|
|
+ * voltage scaling etc, then this would have to be moved to
|
|
|
+ * some point where subsystems like i2c and pmic become
|
|
|
+ * available.
|
|
|
+ */
|
|
|
+ clk_prepare(oc->_clk);
|
|
|
+ }
|
|
|
+
|
|
|
+ return ret;
|
|
|
+}
|
|
|
+
|
|
|
+/**
|
|
|
+ * _enable_clocks - enable hwmod main clock and interface clocks
|
|
|
+ * @oh: struct omap_hwmod *
|
|
|
+ *
|
|
|
+ * Enables all clocks necessary for register reads and writes to succeed
|
|
|
+ * on the hwmod @oh. Returns 0.
|
|
|
+ */
|
|
|
+static int _enable_clocks(struct omap_hwmod *oh)
|
|
|
+{
|
|
|
+ struct omap_hwmod_ocp_if *os;
|
|
|
+ struct list_head *p;
|
|
|
+ int i = 0;
|
|
|
+
|
|
|
+ pr_debug("omap_hwmod: %s: enabling clocks\n", oh->name);
|
|
|
+
|
|
|
+ if (oh->_clk)
|
|
|
+ clk_enable(oh->_clk);
|
|
|
+
|
|
|
+ p = oh->slave_ports.next;
|
|
|
+
|
|
|
+ while (i < oh->slaves_cnt) {
|
|
|
+ os = _fetch_next_ocp_if(&p, &i);
|
|
|
+
|
|
|
+ if (os->_clk && (os->flags & OCPIF_SWSUP_IDLE))
|
|
|
+ clk_enable(os->_clk);
|
|
|
+ }
|
|
|
+
|
|
|
+ /* The opt clocks are controlled by the device driver. */
|
|
|
+
|
|
|
+ return 0;
|
|
|
+}
|
|
|
+
|
|
|
+/**
|
|
|
+ * _disable_clocks - disable hwmod main clock and interface clocks
|
|
|
+ * @oh: struct omap_hwmod *
|
|
|
+ *
|
|
|
+ * Disables the hwmod @oh main functional and interface clocks. Returns 0.
|
|
|
+ */
|
|
|
+static int _disable_clocks(struct omap_hwmod *oh)
|
|
|
+{
|
|
|
+ struct omap_hwmod_ocp_if *os;
|
|
|
+ struct list_head *p;
|
|
|
+ int i = 0;
|
|
|
+
|
|
|
+ pr_debug("omap_hwmod: %s: disabling clocks\n", oh->name);
|
|
|
+
|
|
|
+ if (oh->_clk)
|
|
|
+ clk_disable(oh->_clk);
|
|
|
+
|
|
|
+ p = oh->slave_ports.next;
|
|
|
+
|
|
|
+ while (i < oh->slaves_cnt) {
|
|
|
+ os = _fetch_next_ocp_if(&p, &i);
|
|
|
+
|
|
|
+ if (os->_clk && (os->flags & OCPIF_SWSUP_IDLE))
|
|
|
+ clk_disable(os->_clk);
|
|
|
+ }
|
|
|
+
|
|
|
+ /* The opt clocks are controlled by the device driver. */
|
|
|
+
|
|
|
+ return 0;
|
|
|
+}
|
|
|
+
|
|
|
+static void _enable_optional_clocks(struct omap_hwmod *oh)
|
|
|
+{
|
|
|
+ struct omap_hwmod_opt_clk *oc;
|
|
|
+ int i;
|
|
|
+
|
|
|
+ pr_debug("omap_hwmod: %s: enabling optional clocks\n", oh->name);
|
|
|
+
|
|
|
+ for (i = oh->opt_clks_cnt, oc = oh->opt_clks; i > 0; i--, oc++)
|
|
|
+ if (oc->_clk) {
|
|
|
+ pr_debug("omap_hwmod: enable %s:%s\n", oc->role,
|
|
|
+ __clk_get_name(oc->_clk));
|
|
|
+ clk_enable(oc->_clk);
|
|
|
+ }
|
|
|
+}
|
|
|
+
|
|
|
+static void _disable_optional_clocks(struct omap_hwmod *oh)
|
|
|
+{
|
|
|
+ struct omap_hwmod_opt_clk *oc;
|
|
|
+ int i;
|
|
|
+
|
|
|
+ pr_debug("omap_hwmod: %s: disabling optional clocks\n", oh->name);
|
|
|
+
|
|
|
+ for (i = oh->opt_clks_cnt, oc = oh->opt_clks; i > 0; i--, oc++)
|
|
|
+ if (oc->_clk) {
|
|
|
+ pr_debug("omap_hwmod: disable %s:%s\n", oc->role,
|
|
|
+ __clk_get_name(oc->_clk));
|
|
|
+ clk_disable(oc->_clk);
|
|
|
+ }
|
|
|
+}
|
|
|
+
|
|
|
+/**
|
|
|
+ * _omap4_enable_module - enable CLKCTRL modulemode on OMAP4
|
|
|
+ * @oh: struct omap_hwmod *
|
|
|
+ *
|
|
|
+ * Enables the PRCM module mode related to the hwmod @oh.
|
|
|
+ * No return value.
|
|
|
+ */
|
|
|
+static void _omap4_enable_module(struct omap_hwmod *oh)
|
|
|
+{
|
|
|
+ if (!oh->clkdm || !oh->prcm.omap4.modulemode)
|
|
|
+ return;
|
|
|
+
|
|
|
+ pr_debug("omap_hwmod: %s: %s: %d\n",
|
|
|
+ oh->name, __func__, oh->prcm.omap4.modulemode);
|
|
|
+
|
|
|
+ omap4_cminst_module_enable(oh->prcm.omap4.modulemode,
|