|
@@ -1275,3 +1275,67 @@ static pinmux_enum_t pinmux_data[] = {
|
|
|
PINMUX_IPSR_DATA(IP9_23_22, VI0_G4),
|
|
|
PINMUX_IPSR_DATA(IP9_23_22, ETH_TX_EN),
|
|
|
PINMUX_IPSR_MODSEL_DATA(IP9_23_22, SD2_DAT0_B, SEL_SD2_1),
|
|
|
+ PINMUX_IPSR_DATA(IP9_23_22, ARM_TRACEDATA_6),
|
|
|
+ PINMUX_IPSR_DATA(IP9_25_24, VI0_G5),
|
|
|
+ PINMUX_IPSR_DATA(IP9_25_24, ETH_RX_ER),
|
|
|
+ PINMUX_IPSR_MODSEL_DATA(IP9_25_24, SD2_DAT1_B, SEL_SD2_1),
|
|
|
+ PINMUX_IPSR_DATA(IP9_25_24, ARM_TRACEDATA_7),
|
|
|
+ PINMUX_IPSR_DATA(IP9_27_26, VI0_G6),
|
|
|
+ PINMUX_IPSR_DATA(IP9_27_26, ETH_RXD0),
|
|
|
+ PINMUX_IPSR_MODSEL_DATA(IP9_27_26, SD2_DAT2_B, SEL_SD2_1),
|
|
|
+ PINMUX_IPSR_DATA(IP9_27_26, ARM_TRACEDATA_8),
|
|
|
+ PINMUX_IPSR_DATA(IP9_29_28, VI0_G7),
|
|
|
+ PINMUX_IPSR_DATA(IP9_29_28, ETH_RXD1),
|
|
|
+ PINMUX_IPSR_MODSEL_DATA(IP9_29_28, SD2_DAT3_B, SEL_SD2_1),
|
|
|
+ PINMUX_IPSR_DATA(IP9_29_28, ARM_TRACEDATA_9),
|
|
|
+
|
|
|
+ PINMUX_IPSR_DATA(IP10_2_0, VI0_R0),
|
|
|
+ PINMUX_IPSR_MODSEL_DATA(IP10_2_0, SSI_SDATA7_C, SEL_SSI7_2),
|
|
|
+ PINMUX_IPSR_MODSEL_DATA(IP10_2_0, SCK1_C, SEL_SCIF1_2),
|
|
|
+ PINMUX_IPSR_MODSEL_DATA(IP10_2_0, DREQ1_B, SEL_EXBUS1_0),
|
|
|
+ PINMUX_IPSR_DATA(IP10_2_0, ARM_TRACEDATA_10),
|
|
|
+ PINMUX_IPSR_MODSEL_DATA(IP10_2_0, DREQ0_C, SEL_EXBUS0_2),
|
|
|
+ PINMUX_IPSR_DATA(IP10_5_3, VI0_R1),
|
|
|
+ PINMUX_IPSR_MODSEL_DATA(IP10_5_3, SSI_SDATA8_C, SEL_SSI8_2),
|
|
|
+ PINMUX_IPSR_DATA(IP10_5_3, DACK1_B),
|
|
|
+ PINMUX_IPSR_DATA(IP10_5_3, ARM_TRACEDATA_11),
|
|
|
+ PINMUX_IPSR_DATA(IP10_5_3, DACK0_C),
|
|
|
+ PINMUX_IPSR_DATA(IP10_5_3, DRACK0_C),
|
|
|
+ PINMUX_IPSR_DATA(IP10_8_6, VI0_R2),
|
|
|
+ PINMUX_IPSR_DATA(IP10_8_6, ETH_LINK),
|
|
|
+ PINMUX_IPSR_DATA(IP10_8_6, SD2_CLK_B),
|
|
|
+ PINMUX_IPSR_MODSEL_DATA(IP10_8_6, IRQ2, SEL_INT2_0),
|
|
|
+ PINMUX_IPSR_DATA(IP10_8_6, ARM_TRACEDATA_12),
|
|
|
+ PINMUX_IPSR_DATA(IP10_11_9, VI0_R3),
|
|
|
+ PINMUX_IPSR_DATA(IP10_11_9, ETH_MAGIC),
|
|
|
+ PINMUX_IPSR_MODSEL_DATA(IP10_11_9, SD2_CMD_B, SEL_SD2_1),
|
|
|
+ PINMUX_IPSR_MODSEL_DATA(IP10_11_9, IRQ3, SEL_INT3_0),
|
|
|
+ PINMUX_IPSR_DATA(IP10_11_9, ARM_TRACEDATA_13),
|
|
|
+ PINMUX_IPSR_DATA(IP10_14_12, VI0_R4),
|
|
|
+ PINMUX_IPSR_DATA(IP10_14_12, ETH_REFCLK),
|
|
|
+ PINMUX_IPSR_MODSEL_DATA(IP10_14_12, SD2_CD_B, SEL_SD2_1),
|
|
|
+ PINMUX_IPSR_MODSEL_DATA(IP10_14_12, HSPI_CLK1_B, SEL_HSPI1_1),
|
|
|
+ PINMUX_IPSR_DATA(IP10_14_12, ARM_TRACEDATA_14),
|
|
|
+ PINMUX_IPSR_DATA(IP10_14_12, MT1_CLK),
|
|
|
+ PINMUX_IPSR_DATA(IP10_14_12, TS_SCK0),
|
|
|
+ PINMUX_IPSR_DATA(IP10_17_15, VI0_R5),
|
|
|
+ PINMUX_IPSR_DATA(IP10_17_15, ETH_TXD0),
|
|
|
+ PINMUX_IPSR_MODSEL_DATA(IP10_17_15, SD2_WP_B, SEL_SD2_1),
|
|
|
+ PINMUX_IPSR_MODSEL_DATA(IP10_17_15, HSPI_CS1_B, SEL_HSPI1_1),
|
|
|
+ PINMUX_IPSR_DATA(IP10_17_15, ARM_TRACEDATA_15),
|
|
|
+ PINMUX_IPSR_DATA(IP10_17_15, MT1_D),
|
|
|
+ PINMUX_IPSR_DATA(IP10_17_15, TS_SDEN0),
|
|
|
+ PINMUX_IPSR_DATA(IP10_20_18, VI0_R6),
|
|
|
+ PINMUX_IPSR_DATA(IP10_20_18, ETH_MDC),
|
|
|
+ PINMUX_IPSR_MODSEL_DATA(IP10_20_18, DREQ2_C, SEL_EXBUS2_2),
|
|
|
+ PINMUX_IPSR_DATA(IP10_20_18, HSPI_TX1_B),
|
|
|
+ PINMUX_IPSR_DATA(IP10_20_18, TRACECLK),
|
|
|
+ PINMUX_IPSR_DATA(IP10_20_18, MT1_BEN),
|
|
|
+ PINMUX_IPSR_MODSEL_DATA(IP10_20_18, PWMFSW0_D, SEL_PWMFSW_3),
|
|
|
+ PINMUX_IPSR_DATA(IP10_23_21, VI0_R7),
|
|
|
+ PINMUX_IPSR_DATA(IP10_23_21, ETH_MDIO),
|
|
|
+ PINMUX_IPSR_DATA(IP10_23_21, DACK2_C),
|
|
|
+ PINMUX_IPSR_MODSEL_DATA(IP10_23_21, HSPI_RX1_B, SEL_HSPI1_1),
|
|
|
+ PINMUX_IPSR_MODSEL_DATA(IP10_23_21, SCIF_CLK_D, SEL_SCIF_3),
|
|
|
+ PINMUX_IPSR_DATA(IP10_23_21, TRACECTL),
|
|
|
+ PINMUX_IPSR_DATA(IP10_23_21, MT1_PEN),
|