|
@@ -402,3 +402,124 @@ static struct omap_hwmod omap44xx_c2c_hwmod = {
|
|
|
static struct omap_hwmod_class_sysconfig omap44xx_counter_sysc = {
|
|
|
.rev_offs = 0x0000,
|
|
|
.sysc_offs = 0x0004,
|
|
|
+ .sysc_flags = SYSC_HAS_SIDLEMODE,
|
|
|
+ .idlemodes = (SIDLE_FORCE | SIDLE_NO),
|
|
|
+ .sysc_fields = &omap_hwmod_sysc_type1,
|
|
|
+};
|
|
|
+
|
|
|
+static struct omap_hwmod_class omap44xx_counter_hwmod_class = {
|
|
|
+ .name = "counter",
|
|
|
+ .sysc = &omap44xx_counter_sysc,
|
|
|
+};
|
|
|
+
|
|
|
+/* counter_32k */
|
|
|
+static struct omap_hwmod omap44xx_counter_32k_hwmod = {
|
|
|
+ .name = "counter_32k",
|
|
|
+ .class = &omap44xx_counter_hwmod_class,
|
|
|
+ .clkdm_name = "l4_wkup_clkdm",
|
|
|
+ .flags = HWMOD_SWSUP_SIDLE,
|
|
|
+ .main_clk = "sys_32k_ck",
|
|
|
+ .prcm = {
|
|
|
+ .omap4 = {
|
|
|
+ .clkctrl_offs = OMAP4_CM_WKUP_SYNCTIMER_CLKCTRL_OFFSET,
|
|
|
+ .context_offs = OMAP4_RM_WKUP_SYNCTIMER_CONTEXT_OFFSET,
|
|
|
+ },
|
|
|
+ },
|
|
|
+};
|
|
|
+
|
|
|
+/*
|
|
|
+ * 'ctrl_module' class
|
|
|
+ * attila core control module + core pad control module + wkup pad control
|
|
|
+ * module + attila wkup control module
|
|
|
+ */
|
|
|
+
|
|
|
+static struct omap_hwmod_class_sysconfig omap44xx_ctrl_module_sysc = {
|
|
|
+ .rev_offs = 0x0000,
|
|
|
+ .sysc_offs = 0x0010,
|
|
|
+ .sysc_flags = SYSC_HAS_SIDLEMODE,
|
|
|
+ .idlemodes = (SIDLE_FORCE | SIDLE_NO | SIDLE_SMART |
|
|
|
+ SIDLE_SMART_WKUP),
|
|
|
+ .sysc_fields = &omap_hwmod_sysc_type2,
|
|
|
+};
|
|
|
+
|
|
|
+static struct omap_hwmod_class omap44xx_ctrl_module_hwmod_class = {
|
|
|
+ .name = "ctrl_module",
|
|
|
+ .sysc = &omap44xx_ctrl_module_sysc,
|
|
|
+};
|
|
|
+
|
|
|
+/* ctrl_module_core */
|
|
|
+static struct omap_hwmod_irq_info omap44xx_ctrl_module_core_irqs[] = {
|
|
|
+ { .irq = 8 + OMAP44XX_IRQ_GIC_START },
|
|
|
+ { .irq = -1 }
|
|
|
+};
|
|
|
+
|
|
|
+static struct omap_hwmod omap44xx_ctrl_module_core_hwmod = {
|
|
|
+ .name = "ctrl_module_core",
|
|
|
+ .class = &omap44xx_ctrl_module_hwmod_class,
|
|
|
+ .clkdm_name = "l4_cfg_clkdm",
|
|
|
+ .mpu_irqs = omap44xx_ctrl_module_core_irqs,
|
|
|
+ .prcm = {
|
|
|
+ .omap4 = {
|
|
|
+ .flags = HWMOD_OMAP4_NO_CONTEXT_LOSS_BIT,
|
|
|
+ },
|
|
|
+ },
|
|
|
+};
|
|
|
+
|
|
|
+/* ctrl_module_pad_core */
|
|
|
+static struct omap_hwmod omap44xx_ctrl_module_pad_core_hwmod = {
|
|
|
+ .name = "ctrl_module_pad_core",
|
|
|
+ .class = &omap44xx_ctrl_module_hwmod_class,
|
|
|
+ .clkdm_name = "l4_cfg_clkdm",
|
|
|
+ .prcm = {
|
|
|
+ .omap4 = {
|
|
|
+ .flags = HWMOD_OMAP4_NO_CONTEXT_LOSS_BIT,
|
|
|
+ },
|
|
|
+ },
|
|
|
+};
|
|
|
+
|
|
|
+/* ctrl_module_wkup */
|
|
|
+static struct omap_hwmod omap44xx_ctrl_module_wkup_hwmod = {
|
|
|
+ .name = "ctrl_module_wkup",
|
|
|
+ .class = &omap44xx_ctrl_module_hwmod_class,
|
|
|
+ .clkdm_name = "l4_wkup_clkdm",
|
|
|
+ .prcm = {
|
|
|
+ .omap4 = {
|
|
|
+ .flags = HWMOD_OMAP4_NO_CONTEXT_LOSS_BIT,
|
|
|
+ },
|
|
|
+ },
|
|
|
+};
|
|
|
+
|
|
|
+/* ctrl_module_pad_wkup */
|
|
|
+static struct omap_hwmod omap44xx_ctrl_module_pad_wkup_hwmod = {
|
|
|
+ .name = "ctrl_module_pad_wkup",
|
|
|
+ .class = &omap44xx_ctrl_module_hwmod_class,
|
|
|
+ .clkdm_name = "l4_wkup_clkdm",
|
|
|
+ .prcm = {
|
|
|
+ .omap4 = {
|
|
|
+ .flags = HWMOD_OMAP4_NO_CONTEXT_LOSS_BIT,
|
|
|
+ },
|
|
|
+ },
|
|
|
+};
|
|
|
+
|
|
|
+/*
|
|
|
+ * 'debugss' class
|
|
|
+ * debug and emulation sub system
|
|
|
+ */
|
|
|
+
|
|
|
+static struct omap_hwmod_class omap44xx_debugss_hwmod_class = {
|
|
|
+ .name = "debugss",
|
|
|
+};
|
|
|
+
|
|
|
+/* debugss */
|
|
|
+static struct omap_hwmod omap44xx_debugss_hwmod = {
|
|
|
+ .name = "debugss",
|
|
|
+ .class = &omap44xx_debugss_hwmod_class,
|
|
|
+ .clkdm_name = "emu_sys_clkdm",
|
|
|
+ .main_clk = "trace_clk_div_ck",
|
|
|
+ .prcm = {
|
|
|
+ .omap4 = {
|
|
|
+ .clkctrl_offs = OMAP4_CM_EMU_DEBUGSS_CLKCTRL_OFFSET,
|
|
|
+ .context_offs = OMAP4_RM_EMU_DEBUGSS_CONTEXT_OFFSET,
|
|
|
+ },
|
|
|
+ },
|
|
|
+};
|