|
@@ -201,3 +201,67 @@
|
|
|
#define OMAP2430_AUTO_GPIO5_MASK (1 << 10)
|
|
|
#define OMAP2430_AUTO_MCSPI3_MASK (1 << 9)
|
|
|
#define OMAP2430_AUTO_MMCHS2_MASK (1 << 8)
|
|
|
+#define OMAP2430_AUTO_MMCHS1_MASK (1 << 7)
|
|
|
+#define OMAP2430_AUTO_USBHS_MASK (1 << 6)
|
|
|
+#define OMAP2430_AUTO_MCBSP5_MASK (1 << 5)
|
|
|
+#define OMAP2430_AUTO_MCBSP4_MASK (1 << 4)
|
|
|
+#define OMAP2430_AUTO_MCBSP3_MASK (1 << 3)
|
|
|
+#define OMAP24XX_AUTO_UART3_MASK (1 << 2)
|
|
|
+#define OMAP24XX_AUTO_SSI_MASK (1 << 1)
|
|
|
+#define OMAP24XX_AUTO_USB_MASK (1 << 0)
|
|
|
+
|
|
|
+/* CM_AUTOIDLE3_CORE */
|
|
|
+#define OMAP24XX_AUTO_SDRC_SHIFT 2
|
|
|
+#define OMAP24XX_AUTO_SDRC_MASK (1 << 2)
|
|
|
+#define OMAP24XX_AUTO_GPMC_SHIFT 1
|
|
|
+#define OMAP24XX_AUTO_GPMC_MASK (1 << 1)
|
|
|
+#define OMAP24XX_AUTO_SDMA_SHIFT 0
|
|
|
+#define OMAP24XX_AUTO_SDMA_MASK (1 << 0)
|
|
|
+
|
|
|
+/* CM_AUTOIDLE4_CORE */
|
|
|
+#define OMAP24XX_AUTO_PKA_MASK (1 << 4)
|
|
|
+#define OMAP24XX_AUTO_AES_MASK (1 << 3)
|
|
|
+#define OMAP24XX_AUTO_RNG_MASK (1 << 2)
|
|
|
+#define OMAP24XX_AUTO_SHA_MASK (1 << 1)
|
|
|
+#define OMAP24XX_AUTO_DES_MASK (1 << 0)
|
|
|
+
|
|
|
+/* CM_CLKSEL1_CORE */
|
|
|
+#define OMAP24XX_CLKSEL_USB_SHIFT 25
|
|
|
+#define OMAP24XX_CLKSEL_USB_MASK (0x7 << 25)
|
|
|
+#define OMAP24XX_CLKSEL_SSI_SHIFT 20
|
|
|
+#define OMAP24XX_CLKSEL_SSI_MASK (0x1f << 20)
|
|
|
+#define OMAP2420_CLKSEL_VLYNQ_SHIFT 15
|
|
|
+#define OMAP2420_CLKSEL_VLYNQ_MASK (0x1f << 15)
|
|
|
+#define OMAP24XX_CLKSEL_DSS2_SHIFT 13
|
|
|
+#define OMAP24XX_CLKSEL_DSS2_MASK (0x1 << 13)
|
|
|
+#define OMAP24XX_CLKSEL_DSS1_SHIFT 8
|
|
|
+#define OMAP24XX_CLKSEL_DSS1_MASK (0x1f << 8)
|
|
|
+#define OMAP24XX_CLKSEL_L4_SHIFT 5
|
|
|
+#define OMAP24XX_CLKSEL_L4_MASK (0x3 << 5)
|
|
|
+#define OMAP24XX_CLKSEL_L4_WIDTH 2
|
|
|
+#define OMAP24XX_CLKSEL_L3_SHIFT 0
|
|
|
+#define OMAP24XX_CLKSEL_L3_MASK (0x1f << 0)
|
|
|
+#define OMAP24XX_CLKSEL_L3_WIDTH 5
|
|
|
+
|
|
|
+/* CM_CLKSEL2_CORE */
|
|
|
+#define OMAP24XX_CLKSEL_GPT12_SHIFT 22
|
|
|
+#define OMAP24XX_CLKSEL_GPT12_MASK (0x3 << 22)
|
|
|
+#define OMAP24XX_CLKSEL_GPT11_SHIFT 20
|
|
|
+#define OMAP24XX_CLKSEL_GPT11_MASK (0x3 << 20)
|
|
|
+#define OMAP24XX_CLKSEL_GPT10_SHIFT 18
|
|
|
+#define OMAP24XX_CLKSEL_GPT10_MASK (0x3 << 18)
|
|
|
+#define OMAP24XX_CLKSEL_GPT9_SHIFT 16
|
|
|
+#define OMAP24XX_CLKSEL_GPT9_MASK (0x3 << 16)
|
|
|
+#define OMAP24XX_CLKSEL_GPT8_SHIFT 14
|
|
|
+#define OMAP24XX_CLKSEL_GPT8_MASK (0x3 << 14)
|
|
|
+#define OMAP24XX_CLKSEL_GPT7_SHIFT 12
|
|
|
+#define OMAP24XX_CLKSEL_GPT7_MASK (0x3 << 12)
|
|
|
+#define OMAP24XX_CLKSEL_GPT6_SHIFT 10
|
|
|
+#define OMAP24XX_CLKSEL_GPT6_MASK (0x3 << 10)
|
|
|
+#define OMAP24XX_CLKSEL_GPT5_SHIFT 8
|
|
|
+#define OMAP24XX_CLKSEL_GPT5_MASK (0x3 << 8)
|
|
|
+#define OMAP24XX_CLKSEL_GPT4_SHIFT 6
|
|
|
+#define OMAP24XX_CLKSEL_GPT4_MASK (0x3 << 6)
|
|
|
+#define OMAP24XX_CLKSEL_GPT3_SHIFT 4
|
|
|
+#define OMAP24XX_CLKSEL_GPT3_MASK (0x3 << 4)
|
|
|
+#define OMAP24XX_CLKSEL_GPT2_SHIFT 2
|