|  | @@ -714,3 +714,81 @@ static struct omap_hwmod_class_sysconfig omap44xx_dispc_sysc = {
 | 
	
		
			
				|  |  |  	.syss_offs	= 0x0014,
 | 
	
		
			
				|  |  |  	.sysc_flags	= (SYSC_HAS_AUTOIDLE | SYSC_HAS_CLOCKACTIVITY |
 | 
	
		
			
				|  |  |  			   SYSC_HAS_ENAWAKEUP | SYSC_HAS_MIDLEMODE |
 | 
	
		
			
				|  |  | +			   SYSC_HAS_SIDLEMODE | SYSC_HAS_SOFTRESET |
 | 
	
		
			
				|  |  | +			   SYSS_HAS_RESET_STATUS),
 | 
	
		
			
				|  |  | +	.idlemodes	= (SIDLE_FORCE | SIDLE_NO | SIDLE_SMART |
 | 
	
		
			
				|  |  | +			   MSTANDBY_FORCE | MSTANDBY_NO | MSTANDBY_SMART),
 | 
	
		
			
				|  |  | +	.sysc_fields	= &omap_hwmod_sysc_type1,
 | 
	
		
			
				|  |  | +};
 | 
	
		
			
				|  |  | +
 | 
	
		
			
				|  |  | +static struct omap_hwmod_class omap44xx_dispc_hwmod_class = {
 | 
	
		
			
				|  |  | +	.name	= "dispc",
 | 
	
		
			
				|  |  | +	.sysc	= &omap44xx_dispc_sysc,
 | 
	
		
			
				|  |  | +};
 | 
	
		
			
				|  |  | +
 | 
	
		
			
				|  |  | +/* dss_dispc */
 | 
	
		
			
				|  |  | +static struct omap_hwmod_irq_info omap44xx_dss_dispc_irqs[] = {
 | 
	
		
			
				|  |  | +	{ .irq = 25 + OMAP44XX_IRQ_GIC_START },
 | 
	
		
			
				|  |  | +	{ .irq = -1 }
 | 
	
		
			
				|  |  | +};
 | 
	
		
			
				|  |  | +
 | 
	
		
			
				|  |  | +static struct omap_hwmod_dma_info omap44xx_dss_dispc_sdma_reqs[] = {
 | 
	
		
			
				|  |  | +	{ .dma_req = 5 + OMAP44XX_DMA_REQ_START },
 | 
	
		
			
				|  |  | +	{ .dma_req = -1 }
 | 
	
		
			
				|  |  | +};
 | 
	
		
			
				|  |  | +
 | 
	
		
			
				|  |  | +static struct omap_dss_dispc_dev_attr omap44xx_dss_dispc_dev_attr = {
 | 
	
		
			
				|  |  | +	.manager_count		= 3,
 | 
	
		
			
				|  |  | +	.has_framedonetv_irq	= 1
 | 
	
		
			
				|  |  | +};
 | 
	
		
			
				|  |  | +
 | 
	
		
			
				|  |  | +static struct omap_hwmod omap44xx_dss_dispc_hwmod = {
 | 
	
		
			
				|  |  | +	.name		= "dss_dispc",
 | 
	
		
			
				|  |  | +	.class		= &omap44xx_dispc_hwmod_class,
 | 
	
		
			
				|  |  | +	.clkdm_name	= "l3_dss_clkdm",
 | 
	
		
			
				|  |  | +	.mpu_irqs	= omap44xx_dss_dispc_irqs,
 | 
	
		
			
				|  |  | +	.sdma_reqs	= omap44xx_dss_dispc_sdma_reqs,
 | 
	
		
			
				|  |  | +	.main_clk	= "dss_dss_clk",
 | 
	
		
			
				|  |  | +	.prcm = {
 | 
	
		
			
				|  |  | +		.omap4 = {
 | 
	
		
			
				|  |  | +			.clkctrl_offs = OMAP4_CM_DSS_DSS_CLKCTRL_OFFSET,
 | 
	
		
			
				|  |  | +			.context_offs = OMAP4_RM_DSS_DSS_CONTEXT_OFFSET,
 | 
	
		
			
				|  |  | +		},
 | 
	
		
			
				|  |  | +	},
 | 
	
		
			
				|  |  | +	.dev_attr	= &omap44xx_dss_dispc_dev_attr
 | 
	
		
			
				|  |  | +};
 | 
	
		
			
				|  |  | +
 | 
	
		
			
				|  |  | +/*
 | 
	
		
			
				|  |  | + * 'dsi' class
 | 
	
		
			
				|  |  | + * display serial interface controller
 | 
	
		
			
				|  |  | + */
 | 
	
		
			
				|  |  | +
 | 
	
		
			
				|  |  | +static struct omap_hwmod_class_sysconfig omap44xx_dsi_sysc = {
 | 
	
		
			
				|  |  | +	.rev_offs	= 0x0000,
 | 
	
		
			
				|  |  | +	.sysc_offs	= 0x0010,
 | 
	
		
			
				|  |  | +	.syss_offs	= 0x0014,
 | 
	
		
			
				|  |  | +	.sysc_flags	= (SYSC_HAS_AUTOIDLE | SYSC_HAS_CLOCKACTIVITY |
 | 
	
		
			
				|  |  | +			   SYSC_HAS_ENAWAKEUP | SYSC_HAS_SIDLEMODE |
 | 
	
		
			
				|  |  | +			   SYSC_HAS_SOFTRESET | SYSS_HAS_RESET_STATUS),
 | 
	
		
			
				|  |  | +	.idlemodes	= (SIDLE_FORCE | SIDLE_NO | SIDLE_SMART),
 | 
	
		
			
				|  |  | +	.sysc_fields	= &omap_hwmod_sysc_type1,
 | 
	
		
			
				|  |  | +};
 | 
	
		
			
				|  |  | +
 | 
	
		
			
				|  |  | +static struct omap_hwmod_class omap44xx_dsi_hwmod_class = {
 | 
	
		
			
				|  |  | +	.name	= "dsi",
 | 
	
		
			
				|  |  | +	.sysc	= &omap44xx_dsi_sysc,
 | 
	
		
			
				|  |  | +};
 | 
	
		
			
				|  |  | +
 | 
	
		
			
				|  |  | +/* dss_dsi1 */
 | 
	
		
			
				|  |  | +static struct omap_hwmod_irq_info omap44xx_dss_dsi1_irqs[] = {
 | 
	
		
			
				|  |  | +	{ .irq = 53 + OMAP44XX_IRQ_GIC_START },
 | 
	
		
			
				|  |  | +	{ .irq = -1 }
 | 
	
		
			
				|  |  | +};
 | 
	
		
			
				|  |  | +
 | 
	
		
			
				|  |  | +static struct omap_hwmod_dma_info omap44xx_dss_dsi1_sdma_reqs[] = {
 | 
	
		
			
				|  |  | +	{ .dma_req = 74 + OMAP44XX_DMA_REQ_START },
 | 
	
		
			
				|  |  | +	{ .dma_req = -1 }
 | 
	
		
			
				|  |  | +};
 | 
	
		
			
				|  |  | +
 | 
	
		
			
				|  |  | +static struct omap_hwmod_opt_clk dss_dsi1_opt_clks[] = {
 | 
	
		
			
				|  |  | +	{ .role = "sys_clk", .clk = "dss_sys_clk" },
 |