|
@@ -1799,3 +1799,140 @@
|
|
|
|
|
|
/* Used by PM_L4PER_I2C1_WKDEP */
|
|
/* Used by PM_L4PER_I2C1_WKDEP */
|
|
#define OMAP4430_WKUPDEP_I2C1_IRQ_DUCATI_SHIFT 1
|
|
#define OMAP4430_WKUPDEP_I2C1_IRQ_DUCATI_SHIFT 1
|
|
|
|
+#define OMAP4430_WKUPDEP_I2C1_IRQ_DUCATI_MASK (1 << 1)
|
|
|
|
+
|
|
|
|
+/* Used by PM_L4PER_I2C1_WKDEP */
|
|
|
|
+#define OMAP4430_WKUPDEP_I2C1_IRQ_MPU_SHIFT 0
|
|
|
|
+#define OMAP4430_WKUPDEP_I2C1_IRQ_MPU_MASK (1 << 0)
|
|
|
|
+
|
|
|
|
+/* Used by PM_L4PER_I2C2_WKDEP */
|
|
|
|
+#define OMAP4430_WKUPDEP_I2C2_DMA_SDMA_SHIFT 7
|
|
|
|
+#define OMAP4430_WKUPDEP_I2C2_DMA_SDMA_MASK (1 << 7)
|
|
|
|
+
|
|
|
|
+/* Used by PM_L4PER_I2C2_WKDEP */
|
|
|
|
+#define OMAP4430_WKUPDEP_I2C2_IRQ_DUCATI_SHIFT 1
|
|
|
|
+#define OMAP4430_WKUPDEP_I2C2_IRQ_DUCATI_MASK (1 << 1)
|
|
|
|
+
|
|
|
|
+/* Used by PM_L4PER_I2C2_WKDEP */
|
|
|
|
+#define OMAP4430_WKUPDEP_I2C2_IRQ_MPU_SHIFT 0
|
|
|
|
+#define OMAP4430_WKUPDEP_I2C2_IRQ_MPU_MASK (1 << 0)
|
|
|
|
+
|
|
|
|
+/* Used by PM_L4PER_I2C3_WKDEP */
|
|
|
|
+#define OMAP4430_WKUPDEP_I2C3_DMA_SDMA_SHIFT 7
|
|
|
|
+#define OMAP4430_WKUPDEP_I2C3_DMA_SDMA_MASK (1 << 7)
|
|
|
|
+
|
|
|
|
+/* Used by PM_L4PER_I2C3_WKDEP */
|
|
|
|
+#define OMAP4430_WKUPDEP_I2C3_IRQ_DUCATI_SHIFT 1
|
|
|
|
+#define OMAP4430_WKUPDEP_I2C3_IRQ_DUCATI_MASK (1 << 1)
|
|
|
|
+
|
|
|
|
+/* Used by PM_L4PER_I2C3_WKDEP */
|
|
|
|
+#define OMAP4430_WKUPDEP_I2C3_IRQ_MPU_SHIFT 0
|
|
|
|
+#define OMAP4430_WKUPDEP_I2C3_IRQ_MPU_MASK (1 << 0)
|
|
|
|
+
|
|
|
|
+/* Used by PM_L4PER_I2C4_WKDEP */
|
|
|
|
+#define OMAP4430_WKUPDEP_I2C4_DMA_SDMA_SHIFT 7
|
|
|
|
+#define OMAP4430_WKUPDEP_I2C4_DMA_SDMA_MASK (1 << 7)
|
|
|
|
+
|
|
|
|
+/* Used by PM_L4PER_I2C4_WKDEP */
|
|
|
|
+#define OMAP4430_WKUPDEP_I2C4_IRQ_DUCATI_SHIFT 1
|
|
|
|
+#define OMAP4430_WKUPDEP_I2C4_IRQ_DUCATI_MASK (1 << 1)
|
|
|
|
+
|
|
|
|
+/* Used by PM_L4PER_I2C4_WKDEP */
|
|
|
|
+#define OMAP4430_WKUPDEP_I2C4_IRQ_MPU_SHIFT 0
|
|
|
|
+#define OMAP4430_WKUPDEP_I2C4_IRQ_MPU_MASK (1 << 0)
|
|
|
|
+
|
|
|
|
+/* Used by PM_L4PER_I2C5_WKDEP */
|
|
|
|
+#define OMAP4430_WKUPDEP_I2C5_DMA_SDMA_SHIFT 7
|
|
|
|
+#define OMAP4430_WKUPDEP_I2C5_DMA_SDMA_MASK (1 << 7)
|
|
|
|
+
|
|
|
|
+/* Used by PM_L4PER_I2C5_WKDEP */
|
|
|
|
+#define OMAP4430_WKUPDEP_I2C5_IRQ_MPU_SHIFT 0
|
|
|
|
+#define OMAP4430_WKUPDEP_I2C5_IRQ_MPU_MASK (1 << 0)
|
|
|
|
+
|
|
|
|
+/* Used by PM_WKUP_KEYBOARD_WKDEP */
|
|
|
|
+#define OMAP4430_WKUPDEP_KEYBOARD_MPU_SHIFT 0
|
|
|
|
+#define OMAP4430_WKUPDEP_KEYBOARD_MPU_MASK (1 << 0)
|
|
|
|
+
|
|
|
|
+/* Used by PM_ABE_MCASP_WKDEP */
|
|
|
|
+#define OMAP4430_WKUPDEP_MCASP1_DMA_SDMA_SHIFT 7
|
|
|
|
+#define OMAP4430_WKUPDEP_MCASP1_DMA_SDMA_MASK (1 << 7)
|
|
|
|
+
|
|
|
|
+/* Used by PM_ABE_MCASP_WKDEP */
|
|
|
|
+#define OMAP4430_WKUPDEP_MCASP1_DMA_TESLA_SHIFT 6
|
|
|
|
+#define OMAP4430_WKUPDEP_MCASP1_DMA_TESLA_MASK (1 << 6)
|
|
|
|
+
|
|
|
|
+/* Used by PM_ABE_MCASP_WKDEP */
|
|
|
|
+#define OMAP4430_WKUPDEP_MCASP1_IRQ_MPU_SHIFT 0
|
|
|
|
+#define OMAP4430_WKUPDEP_MCASP1_IRQ_MPU_MASK (1 << 0)
|
|
|
|
+
|
|
|
|
+/* Used by PM_ABE_MCASP_WKDEP */
|
|
|
|
+#define OMAP4430_WKUPDEP_MCASP1_IRQ_TESLA_SHIFT 2
|
|
|
|
+#define OMAP4430_WKUPDEP_MCASP1_IRQ_TESLA_MASK (1 << 2)
|
|
|
|
+
|
|
|
|
+/* Used by PM_L4PER_MCASP2_WKDEP */
|
|
|
|
+#define OMAP4430_WKUPDEP_MCASP2_DMA_SDMA_SHIFT 7
|
|
|
|
+#define OMAP4430_WKUPDEP_MCASP2_DMA_SDMA_MASK (1 << 7)
|
|
|
|
+
|
|
|
|
+/* Used by PM_L4PER_MCASP2_WKDEP */
|
|
|
|
+#define OMAP4430_WKUPDEP_MCASP2_DMA_TESLA_SHIFT 6
|
|
|
|
+#define OMAP4430_WKUPDEP_MCASP2_DMA_TESLA_MASK (1 << 6)
|
|
|
|
+
|
|
|
|
+/* Used by PM_L4PER_MCASP2_WKDEP */
|
|
|
|
+#define OMAP4430_WKUPDEP_MCASP2_IRQ_MPU_SHIFT 0
|
|
|
|
+#define OMAP4430_WKUPDEP_MCASP2_IRQ_MPU_MASK (1 << 0)
|
|
|
|
+
|
|
|
|
+/* Used by PM_L4PER_MCASP2_WKDEP */
|
|
|
|
+#define OMAP4430_WKUPDEP_MCASP2_IRQ_TESLA_SHIFT 2
|
|
|
|
+#define OMAP4430_WKUPDEP_MCASP2_IRQ_TESLA_MASK (1 << 2)
|
|
|
|
+
|
|
|
|
+/* Used by PM_L4PER_MCASP3_WKDEP */
|
|
|
|
+#define OMAP4430_WKUPDEP_MCASP3_DMA_SDMA_SHIFT 7
|
|
|
|
+#define OMAP4430_WKUPDEP_MCASP3_DMA_SDMA_MASK (1 << 7)
|
|
|
|
+
|
|
|
|
+/* Used by PM_L4PER_MCASP3_WKDEP */
|
|
|
|
+#define OMAP4430_WKUPDEP_MCASP3_DMA_TESLA_SHIFT 6
|
|
|
|
+#define OMAP4430_WKUPDEP_MCASP3_DMA_TESLA_MASK (1 << 6)
|
|
|
|
+
|
|
|
|
+/* Used by PM_L4PER_MCASP3_WKDEP */
|
|
|
|
+#define OMAP4430_WKUPDEP_MCASP3_IRQ_MPU_SHIFT 0
|
|
|
|
+#define OMAP4430_WKUPDEP_MCASP3_IRQ_MPU_MASK (1 << 0)
|
|
|
|
+
|
|
|
|
+/* Used by PM_L4PER_MCASP3_WKDEP */
|
|
|
|
+#define OMAP4430_WKUPDEP_MCASP3_IRQ_TESLA_SHIFT 2
|
|
|
|
+#define OMAP4430_WKUPDEP_MCASP3_IRQ_TESLA_MASK (1 << 2)
|
|
|
|
+
|
|
|
|
+/* Used by PM_ABE_MCBSP1_WKDEP */
|
|
|
|
+#define OMAP4430_WKUPDEP_MCBSP1_MPU_SHIFT 0
|
|
|
|
+#define OMAP4430_WKUPDEP_MCBSP1_MPU_MASK (1 << 0)
|
|
|
|
+
|
|
|
|
+/* Used by PM_ABE_MCBSP1_WKDEP */
|
|
|
|
+#define OMAP4430_WKUPDEP_MCBSP1_SDMA_SHIFT 3
|
|
|
|
+#define OMAP4430_WKUPDEP_MCBSP1_SDMA_MASK (1 << 3)
|
|
|
|
+
|
|
|
|
+/* Used by PM_ABE_MCBSP1_WKDEP */
|
|
|
|
+#define OMAP4430_WKUPDEP_MCBSP1_TESLA_SHIFT 2
|
|
|
|
+#define OMAP4430_WKUPDEP_MCBSP1_TESLA_MASK (1 << 2)
|
|
|
|
+
|
|
|
|
+/* Used by PM_ABE_MCBSP2_WKDEP */
|
|
|
|
+#define OMAP4430_WKUPDEP_MCBSP2_MPU_SHIFT 0
|
|
|
|
+#define OMAP4430_WKUPDEP_MCBSP2_MPU_MASK (1 << 0)
|
|
|
|
+
|
|
|
|
+/* Used by PM_ABE_MCBSP2_WKDEP */
|
|
|
|
+#define OMAP4430_WKUPDEP_MCBSP2_SDMA_SHIFT 3
|
|
|
|
+#define OMAP4430_WKUPDEP_MCBSP2_SDMA_MASK (1 << 3)
|
|
|
|
+
|
|
|
|
+/* Used by PM_ABE_MCBSP2_WKDEP */
|
|
|
|
+#define OMAP4430_WKUPDEP_MCBSP2_TESLA_SHIFT 2
|
|
|
|
+#define OMAP4430_WKUPDEP_MCBSP2_TESLA_MASK (1 << 2)
|
|
|
|
+
|
|
|
|
+/* Used by PM_ABE_MCBSP3_WKDEP */
|
|
|
|
+#define OMAP4430_WKUPDEP_MCBSP3_MPU_SHIFT 0
|
|
|
|
+#define OMAP4430_WKUPDEP_MCBSP3_MPU_MASK (1 << 0)
|
|
|
|
+
|
|
|
|
+/* Used by PM_ABE_MCBSP3_WKDEP */
|
|
|
|
+#define OMAP4430_WKUPDEP_MCBSP3_SDMA_SHIFT 3
|
|
|
|
+#define OMAP4430_WKUPDEP_MCBSP3_SDMA_MASK (1 << 3)
|
|
|
|
+
|
|
|
|
+/* Used by PM_ABE_MCBSP3_WKDEP */
|
|
|
|
+#define OMAP4430_WKUPDEP_MCBSP3_TESLA_SHIFT 2
|
|
|
|
+#define OMAP4430_WKUPDEP_MCBSP3_TESLA_MASK (1 << 2)
|