|
@@ -156,3 +156,99 @@ static struct omap_hwmod omap2430_gpio5_hwmod = {
|
|
|
/* dma attributes */
|
|
|
static struct omap_dma_dev_attr dma_dev_attr = {
|
|
|
.dev_caps = RESERVE_CHANNEL | DMA_LINKED_LCH | GLOBAL_PRIORITY |
|
|
|
+ IS_CSSA_32 | IS_CDSA_32 | IS_RW_PRIORITY,
|
|
|
+ .lch_count = 32,
|
|
|
+};
|
|
|
+
|
|
|
+static struct omap_hwmod omap2430_dma_system_hwmod = {
|
|
|
+ .name = "dma",
|
|
|
+ .class = &omap2xxx_dma_hwmod_class,
|
|
|
+ .mpu_irqs = omap2_dma_system_irqs,
|
|
|
+ .main_clk = "core_l3_ck",
|
|
|
+ .dev_attr = &dma_dev_attr,
|
|
|
+ .flags = HWMOD_NO_IDLEST,
|
|
|
+};
|
|
|
+
|
|
|
+/* mailbox */
|
|
|
+static struct omap_hwmod_irq_info omap2430_mailbox_irqs[] = {
|
|
|
+ { .irq = 26 + OMAP_INTC_START, },
|
|
|
+ { .irq = -1 },
|
|
|
+};
|
|
|
+
|
|
|
+static struct omap_hwmod omap2430_mailbox_hwmod = {
|
|
|
+ .name = "mailbox",
|
|
|
+ .class = &omap2xxx_mailbox_hwmod_class,
|
|
|
+ .mpu_irqs = omap2430_mailbox_irqs,
|
|
|
+ .main_clk = "mailboxes_ick",
|
|
|
+ .prcm = {
|
|
|
+ .omap2 = {
|
|
|
+ .prcm_reg_id = 1,
|
|
|
+ .module_bit = OMAP24XX_EN_MAILBOXES_SHIFT,
|
|
|
+ .module_offs = CORE_MOD,
|
|
|
+ .idlest_reg_id = 1,
|
|
|
+ .idlest_idle_bit = OMAP24XX_ST_MAILBOXES_SHIFT,
|
|
|
+ },
|
|
|
+ },
|
|
|
+};
|
|
|
+
|
|
|
+/* mcspi3 */
|
|
|
+static struct omap_hwmod_irq_info omap2430_mcspi3_mpu_irqs[] = {
|
|
|
+ { .irq = 91 + OMAP_INTC_START, },
|
|
|
+ { .irq = -1 },
|
|
|
+};
|
|
|
+
|
|
|
+static struct omap_hwmod_dma_info omap2430_mcspi3_sdma_reqs[] = {
|
|
|
+ { .name = "tx0", .dma_req = 15 }, /* DMA_SPI3_TX0 */
|
|
|
+ { .name = "rx0", .dma_req = 16 }, /* DMA_SPI3_RX0 */
|
|
|
+ { .name = "tx1", .dma_req = 23 }, /* DMA_SPI3_TX1 */
|
|
|
+ { .name = "rx1", .dma_req = 24 }, /* DMA_SPI3_RX1 */
|
|
|
+ { .dma_req = -1 }
|
|
|
+};
|
|
|
+
|
|
|
+static struct omap2_mcspi_dev_attr omap_mcspi3_dev_attr = {
|
|
|
+ .num_chipselect = 2,
|
|
|
+};
|
|
|
+
|
|
|
+static struct omap_hwmod omap2430_mcspi3_hwmod = {
|
|
|
+ .name = "mcspi3",
|
|
|
+ .mpu_irqs = omap2430_mcspi3_mpu_irqs,
|
|
|
+ .sdma_reqs = omap2430_mcspi3_sdma_reqs,
|
|
|
+ .main_clk = "mcspi3_fck",
|
|
|
+ .prcm = {
|
|
|
+ .omap2 = {
|
|
|
+ .module_offs = CORE_MOD,
|
|
|
+ .prcm_reg_id = 2,
|
|
|
+ .module_bit = OMAP2430_EN_MCSPI3_SHIFT,
|
|
|
+ .idlest_reg_id = 2,
|
|
|
+ .idlest_idle_bit = OMAP2430_ST_MCSPI3_SHIFT,
|
|
|
+ },
|
|
|
+ },
|
|
|
+ .class = &omap2xxx_mcspi_class,
|
|
|
+ .dev_attr = &omap_mcspi3_dev_attr,
|
|
|
+};
|
|
|
+
|
|
|
+/* usbhsotg */
|
|
|
+static struct omap_hwmod_class_sysconfig omap2430_usbhsotg_sysc = {
|
|
|
+ .rev_offs = 0x0400,
|
|
|
+ .sysc_offs = 0x0404,
|
|
|
+ .syss_offs = 0x0408,
|
|
|
+ .sysc_flags = (SYSC_HAS_SIDLEMODE | SYSC_HAS_MIDLEMODE|
|
|
|
+ SYSC_HAS_ENAWAKEUP | SYSC_HAS_SOFTRESET |
|
|
|
+ SYSC_HAS_AUTOIDLE),
|
|
|
+ .idlemodes = (SIDLE_FORCE | SIDLE_NO | SIDLE_SMART |
|
|
|
+ MSTANDBY_FORCE | MSTANDBY_NO | MSTANDBY_SMART),
|
|
|
+ .sysc_fields = &omap_hwmod_sysc_type1,
|
|
|
+};
|
|
|
+
|
|
|
+static struct omap_hwmod_class usbotg_class = {
|
|
|
+ .name = "usbotg",
|
|
|
+ .sysc = &omap2430_usbhsotg_sysc,
|
|
|
+};
|
|
|
+
|
|
|
+/* usb_otg_hs */
|
|
|
+static struct omap_hwmod_irq_info omap2430_usbhsotg_mpu_irqs[] = {
|
|
|
+
|
|
|
+ { .name = "mc", .irq = 92 + OMAP_INTC_START, },
|
|
|
+ { .name = "dma", .irq = 93 + OMAP_INTC_START, },
|
|
|
+ { .irq = -1 },
|
|
|
+};
|