|
@@ -0,0 +1,157 @@
|
|
|
+/*
|
|
|
+ * omap_hwmod_2420_data.c - hardware modules present on the OMAP2420 chips
|
|
|
+ *
|
|
|
+ * Copyright (C) 2009-2011 Nokia Corporation
|
|
|
+ * Copyright (C) 2012 Texas Instruments, Inc.
|
|
|
+ * Paul Walmsley
|
|
|
+ *
|
|
|
+ * This program is free software; you can redistribute it and/or modify
|
|
|
+ * it under the terms of the GNU General Public License version 2 as
|
|
|
+ * published by the Free Software Foundation.
|
|
|
+ *
|
|
|
+ * XXX handle crossbar/shared link difference for L3?
|
|
|
+ * XXX these should be marked initdata for multi-OMAP kernels
|
|
|
+ */
|
|
|
+
|
|
|
+#include <linux/i2c-omap.h>
|
|
|
+#include <linux/platform_data/spi-omap2-mcspi.h>
|
|
|
+#include <linux/omap-dma.h>
|
|
|
+#include <plat/dmtimer.h>
|
|
|
+
|
|
|
+#include "omap_hwmod.h"
|
|
|
+#include "l3_2xxx.h"
|
|
|
+#include "l4_2xxx.h"
|
|
|
+
|
|
|
+#include "omap_hwmod_common_data.h"
|
|
|
+
|
|
|
+#include "cm-regbits-24xx.h"
|
|
|
+#include "prm-regbits-24xx.h"
|
|
|
+#include "i2c.h"
|
|
|
+#include "mmc.h"
|
|
|
+#include "serial.h"
|
|
|
+#include "wd_timer.h"
|
|
|
+
|
|
|
+/*
|
|
|
+ * OMAP2420 hardware module integration data
|
|
|
+ *
|
|
|
+ * All of the data in this section should be autogeneratable from the
|
|
|
+ * TI hardware database or other technical documentation. Data that
|
|
|
+ * is driver-specific or driver-kernel integration-specific belongs
|
|
|
+ * elsewhere.
|
|
|
+ */
|
|
|
+
|
|
|
+/*
|
|
|
+ * IP blocks
|
|
|
+ */
|
|
|
+
|
|
|
+/* IVA1 (IVA1) */
|
|
|
+static struct omap_hwmod_class iva1_hwmod_class = {
|
|
|
+ .name = "iva1",
|
|
|
+};
|
|
|
+
|
|
|
+static struct omap_hwmod_rst_info omap2420_iva_resets[] = {
|
|
|
+ { .name = "iva", .rst_shift = 8 },
|
|
|
+};
|
|
|
+
|
|
|
+static struct omap_hwmod omap2420_iva_hwmod = {
|
|
|
+ .name = "iva",
|
|
|
+ .class = &iva1_hwmod_class,
|
|
|
+ .clkdm_name = "iva1_clkdm",
|
|
|
+ .rst_lines = omap2420_iva_resets,
|
|
|
+ .rst_lines_cnt = ARRAY_SIZE(omap2420_iva_resets),
|
|
|
+ .main_clk = "iva1_ifck",
|
|
|
+};
|
|
|
+
|
|
|
+/* DSP */
|
|
|
+static struct omap_hwmod_class dsp_hwmod_class = {
|
|
|
+ .name = "dsp",
|
|
|
+};
|
|
|
+
|
|
|
+static struct omap_hwmod_rst_info omap2420_dsp_resets[] = {
|
|
|
+ { .name = "logic", .rst_shift = 0 },
|
|
|
+ { .name = "mmu", .rst_shift = 1 },
|
|
|
+};
|
|
|
+
|
|
|
+static struct omap_hwmod omap2420_dsp_hwmod = {
|
|
|
+ .name = "dsp",
|
|
|
+ .class = &dsp_hwmod_class,
|
|
|
+ .clkdm_name = "dsp_clkdm",
|
|
|
+ .rst_lines = omap2420_dsp_resets,
|
|
|
+ .rst_lines_cnt = ARRAY_SIZE(omap2420_dsp_resets),
|
|
|
+ .main_clk = "dsp_fck",
|
|
|
+};
|
|
|
+
|
|
|
+/* I2C common */
|
|
|
+static struct omap_hwmod_class_sysconfig i2c_sysc = {
|
|
|
+ .rev_offs = 0x00,
|
|
|
+ .sysc_offs = 0x20,
|
|
|
+ .syss_offs = 0x10,
|
|
|
+ .sysc_flags = (SYSC_HAS_SOFTRESET | SYSS_HAS_RESET_STATUS),
|
|
|
+ .sysc_fields = &omap_hwmod_sysc_type1,
|
|
|
+};
|
|
|
+
|
|
|
+static struct omap_hwmod_class i2c_class = {
|
|
|
+ .name = "i2c",
|
|
|
+ .sysc = &i2c_sysc,
|
|
|
+ .rev = OMAP_I2C_IP_VERSION_1,
|
|
|
+ .reset = &omap_i2c_reset,
|
|
|
+};
|
|
|
+
|
|
|
+static struct omap_i2c_dev_attr i2c_dev_attr = {
|
|
|
+ .flags = OMAP_I2C_FLAG_NO_FIFO |
|
|
|
+ OMAP_I2C_FLAG_SIMPLE_CLOCK |
|
|
|
+ OMAP_I2C_FLAG_16BIT_DATA_REG |
|
|
|
+ OMAP_I2C_FLAG_BUS_SHIFT_2,
|
|
|
+};
|
|
|
+
|
|
|
+/* I2C1 */
|
|
|
+static struct omap_hwmod omap2420_i2c1_hwmod = {
|
|
|
+ .name = "i2c1",
|
|
|
+ .mpu_irqs = omap2_i2c1_mpu_irqs,
|
|
|
+ .sdma_reqs = omap2_i2c1_sdma_reqs,
|
|
|
+ .main_clk = "i2c1_fck",
|
|
|
+ .prcm = {
|
|
|
+ .omap2 = {
|
|
|
+ .module_offs = CORE_MOD,
|
|
|
+ .prcm_reg_id = 1,
|
|
|
+ .module_bit = OMAP2420_EN_I2C1_SHIFT,
|
|
|
+ .idlest_reg_id = 1,
|
|
|
+ .idlest_idle_bit = OMAP2420_ST_I2C1_SHIFT,
|
|
|
+ },
|
|
|
+ },
|
|
|
+ .class = &i2c_class,
|
|
|
+ .dev_attr = &i2c_dev_attr,
|
|
|
+ .flags = HWMOD_16BIT_REG,
|
|
|
+};
|
|
|
+
|
|
|
+/* I2C2 */
|
|
|
+static struct omap_hwmod omap2420_i2c2_hwmod = {
|
|
|
+ .name = "i2c2",
|
|
|
+ .mpu_irqs = omap2_i2c2_mpu_irqs,
|
|
|
+ .sdma_reqs = omap2_i2c2_sdma_reqs,
|
|
|
+ .main_clk = "i2c2_fck",
|
|
|
+ .prcm = {
|
|
|
+ .omap2 = {
|
|
|
+ .module_offs = CORE_MOD,
|
|
|
+ .prcm_reg_id = 1,
|
|
|
+ .module_bit = OMAP2420_EN_I2C2_SHIFT,
|
|
|
+ .idlest_reg_id = 1,
|
|
|
+ .idlest_idle_bit = OMAP2420_ST_I2C2_SHIFT,
|
|
|
+ },
|
|
|
+ },
|
|
|
+ .class = &i2c_class,
|
|
|
+ .dev_attr = &i2c_dev_attr,
|
|
|
+ .flags = HWMOD_16BIT_REG,
|
|
|
+};
|
|
|
+
|
|
|
+/* dma attributes */
|
|
|
+static struct omap_dma_dev_attr dma_dev_attr = {
|
|
|
+ .dev_caps = RESERVE_CHANNEL | DMA_LINKED_LCH | GLOBAL_PRIORITY |
|
|
|
+ IS_CSSA_32 | IS_CDSA_32,
|
|
|
+ .lch_count = 32,
|
|
|
+};
|
|
|
+
|
|
|
+static struct omap_hwmod omap2420_dma_system_hwmod = {
|
|
|
+ .name = "dma",
|
|
|
+ .class = &omap2xxx_dma_hwmod_class,
|
|
|
+ .mpu_irqs = omap2_dma_system_irqs,
|