|
@@ -647,3 +647,14 @@
|
|
|
|
|
|
#define TIMIL8 0x1 /* Timer 8 Interrupt */
|
|
#define TIMIL8 0x1 /* Timer 8 Interrupt */
|
|
#define TIMIL9 0x2 /* Timer 9 Interrupt */
|
|
#define TIMIL9 0x2 /* Timer 9 Interrupt */
|
|
|
|
+#define TIMIL10 0x4 /* Timer 10 Interrupt */
|
|
|
|
+#define TOVF_ERR8 0x10 /* Timer 8 Counter Overflow */
|
|
|
|
+#define TOVF_ERR9 0x20 /* Timer 9 Counter Overflow */
|
|
|
|
+#define TOVF_ERR10 0x40 /* Timer 10 Counter Overflow */
|
|
|
|
+#define TRUN8 0x1000 /* Timer 8 Slave Enable Status */
|
|
|
|
+#define TRUN9 0x2000 /* Timer 9 Slave Enable Status */
|
|
|
|
+#define TRUN10 0x4000 /* Timer 10 Slave Enable Status */
|
|
|
|
+
|
|
|
|
+/* Bit masks for EPPI0 are obtained from common base header for EPPIx (EPPI1 and EPPI2) */
|
|
|
|
+
|
|
|
|
+#endif /* _DEF_BF544_H */
|