|
@@ -60,3 +60,25 @@
|
|
|
#define OMAP2420_CONTROL_PADCONF_SDRC_D13_OFFSET 0x033
|
|
|
#define OMAP2420_CONTROL_PADCONF_SDRC_D12_OFFSET 0x034
|
|
|
#define OMAP2420_CONTROL_PADCONF_SDRC_D11_OFFSET 0x035
|
|
|
+#define OMAP2420_CONTROL_PADCONF_SDRC_D10_OFFSET 0x036
|
|
|
+#define OMAP2420_CONTROL_PADCONF_SDRC_D9_OFFSET 0x037
|
|
|
+#define OMAP2420_CONTROL_PADCONF_SDRC_D8_OFFSET 0x038
|
|
|
+#define OMAP2420_CONTROL_PADCONF_SDRC_D7_OFFSET 0x039
|
|
|
+#define OMAP2420_CONTROL_PADCONF_SDRC_D6_OFFSET 0x03a
|
|
|
+#define OMAP2420_CONTROL_PADCONF_SDRC_D5_OFFSET 0x03b
|
|
|
+#define OMAP2420_CONTROL_PADCONF_SDRC_D4_OFFSET 0x03c
|
|
|
+#define OMAP2420_CONTROL_PADCONF_SDRC_D3_OFFSET 0x03d
|
|
|
+#define OMAP2420_CONTROL_PADCONF_SDRC_D2_OFFSET 0x03e
|
|
|
+#define OMAP2420_CONTROL_PADCONF_SDRC_D1_OFFSET 0x03f
|
|
|
+#define OMAP2420_CONTROL_PADCONF_SDRC_D0_OFFSET 0x040
|
|
|
+#define OMAP2420_CONTROL_PADCONF_GPMC_A10_OFFSET 0x041
|
|
|
+#define OMAP2420_CONTROL_PADCONF_GPMC_A9_OFFSET 0x042
|
|
|
+#define OMAP2420_CONTROL_PADCONF_GPMC_A8_OFFSET 0x043
|
|
|
+#define OMAP2420_CONTROL_PADCONF_GPMC_A7_OFFSET 0x044
|
|
|
+#define OMAP2420_CONTROL_PADCONF_GPMC_A6_OFFSET 0x045
|
|
|
+#define OMAP2420_CONTROL_PADCONF_GPMC_A5_OFFSET 0x046
|
|
|
+#define OMAP2420_CONTROL_PADCONF_GPMC_A4_OFFSET 0x047
|
|
|
+#define OMAP2420_CONTROL_PADCONF_GPMC_A3_OFFSET 0x048
|
|
|
+#define OMAP2420_CONTROL_PADCONF_GPMC_A2_OFFSET 0x049
|
|
|
+#define OMAP2420_CONTROL_PADCONF_GPMC_A1_OFFSET 0x04a
|
|
|
+#define OMAP2420_CONTROL_PADCONF_GPMC_D15_OFFSET 0x04b
|