|
@@ -261,3 +261,143 @@ enum davinci_dm365_index {
|
|
DM365_PWM3_G81,
|
|
DM365_PWM3_G81,
|
|
DM365_PWM3_G85,
|
|
DM365_PWM3_G85,
|
|
DM365_PWM3_G86,
|
|
DM365_PWM3_G86,
|
|
|
|
+
|
|
|
|
+ /* SPI1 */
|
|
|
|
+ DM365_SPI1_SCLK,
|
|
|
|
+ DM365_SPI1_SDO,
|
|
|
|
+ DM365_SPI1_SDI,
|
|
|
|
+ DM365_SPI1_SDENA0,
|
|
|
|
+ DM365_SPI1_SDENA1,
|
|
|
|
+
|
|
|
|
+ /* SPI2 */
|
|
|
|
+ DM365_SPI2_SCLK,
|
|
|
|
+ DM365_SPI2_SDO,
|
|
|
|
+ DM365_SPI2_SDI,
|
|
|
|
+ DM365_SPI2_SDENA0,
|
|
|
|
+ DM365_SPI2_SDENA1,
|
|
|
|
+
|
|
|
|
+ /* SPI3 */
|
|
|
|
+ DM365_SPI3_SCLK,
|
|
|
|
+ DM365_SPI3_SDO,
|
|
|
|
+ DM365_SPI3_SDI,
|
|
|
|
+ DM365_SPI3_SDENA0,
|
|
|
|
+ DM365_SPI3_SDENA1,
|
|
|
|
+
|
|
|
|
+ /* SPI4 */
|
|
|
|
+ DM365_SPI4_SCLK,
|
|
|
|
+ DM365_SPI4_SDO,
|
|
|
|
+ DM365_SPI4_SDI,
|
|
|
|
+ DM365_SPI4_SDENA0,
|
|
|
|
+ DM365_SPI4_SDENA1,
|
|
|
|
+
|
|
|
|
+ /* Clock */
|
|
|
|
+ DM365_CLKOUT0,
|
|
|
|
+ DM365_CLKOUT1,
|
|
|
|
+ DM365_CLKOUT2,
|
|
|
|
+
|
|
|
|
+ /* GPIO */
|
|
|
|
+ DM365_GPIO20,
|
|
|
|
+ DM365_GPIO30,
|
|
|
|
+ DM365_GPIO31,
|
|
|
|
+ DM365_GPIO32,
|
|
|
|
+ DM365_GPIO33,
|
|
|
|
+ DM365_GPIO40,
|
|
|
|
+ DM365_GPIO64_57,
|
|
|
|
+
|
|
|
|
+ /* Video */
|
|
|
|
+ DM365_VOUT_FIELD,
|
|
|
|
+ DM365_VOUT_FIELD_G81,
|
|
|
|
+ DM365_VOUT_HVSYNC,
|
|
|
|
+ DM365_VOUT_COUTL_EN,
|
|
|
|
+ DM365_VOUT_COUTH_EN,
|
|
|
|
+ DM365_VIN_CAM_WEN,
|
|
|
|
+ DM365_VIN_CAM_VD,
|
|
|
|
+ DM365_VIN_CAM_HD,
|
|
|
|
+ DM365_VIN_YIN4_7_EN,
|
|
|
|
+ DM365_VIN_YIN0_3_EN,
|
|
|
|
+
|
|
|
|
+ /* IRQ muxing */
|
|
|
|
+ DM365_INT_EDMA_CC,
|
|
|
|
+ DM365_INT_EDMA_TC0_ERR,
|
|
|
|
+ DM365_INT_EDMA_TC1_ERR,
|
|
|
|
+ DM365_INT_EDMA_TC2_ERR,
|
|
|
|
+ DM365_INT_EDMA_TC3_ERR,
|
|
|
|
+ DM365_INT_PRTCSS,
|
|
|
|
+ DM365_INT_EMAC_RXTHRESH,
|
|
|
|
+ DM365_INT_EMAC_RXPULSE,
|
|
|
|
+ DM365_INT_EMAC_TXPULSE,
|
|
|
|
+ DM365_INT_EMAC_MISCPULSE,
|
|
|
|
+ DM365_INT_IMX0_ENABLE,
|
|
|
|
+ DM365_INT_IMX0_DISABLE,
|
|
|
|
+ DM365_INT_HDVICP_ENABLE,
|
|
|
|
+ DM365_INT_HDVICP_DISABLE,
|
|
|
|
+ DM365_INT_IMX1_ENABLE,
|
|
|
|
+ DM365_INT_IMX1_DISABLE,
|
|
|
|
+ DM365_INT_NSF_ENABLE,
|
|
|
|
+ DM365_INT_NSF_DISABLE,
|
|
|
|
+
|
|
|
|
+ /* EDMA event muxing */
|
|
|
|
+ DM365_EVT2_ASP_TX,
|
|
|
|
+ DM365_EVT3_ASP_RX,
|
|
|
|
+ DM365_EVT2_VC_TX,
|
|
|
|
+ DM365_EVT3_VC_RX,
|
|
|
|
+ DM365_EVT26_MMC0_RX,
|
|
|
|
+};
|
|
|
|
+
|
|
|
|
+enum da830_index {
|
|
|
|
+ DA830_GPIO7_14,
|
|
|
|
+ DA830_RTCK,
|
|
|
|
+ DA830_GPIO7_15,
|
|
|
|
+ DA830_EMU_0,
|
|
|
|
+ DA830_EMB_SDCKE,
|
|
|
|
+ DA830_EMB_CLK_GLUE,
|
|
|
|
+ DA830_EMB_CLK,
|
|
|
|
+ DA830_NEMB_CS_0,
|
|
|
|
+ DA830_NEMB_CAS,
|
|
|
|
+ DA830_NEMB_RAS,
|
|
|
|
+ DA830_NEMB_WE,
|
|
|
|
+ DA830_EMB_BA_1,
|
|
|
|
+ DA830_EMB_BA_0,
|
|
|
|
+ DA830_EMB_A_0,
|
|
|
|
+ DA830_EMB_A_1,
|
|
|
|
+ DA830_EMB_A_2,
|
|
|
|
+ DA830_EMB_A_3,
|
|
|
|
+ DA830_EMB_A_4,
|
|
|
|
+ DA830_EMB_A_5,
|
|
|
|
+ DA830_GPIO7_0,
|
|
|
|
+ DA830_GPIO7_1,
|
|
|
|
+ DA830_GPIO7_2,
|
|
|
|
+ DA830_GPIO7_3,
|
|
|
|
+ DA830_GPIO7_4,
|
|
|
|
+ DA830_GPIO7_5,
|
|
|
|
+ DA830_GPIO7_6,
|
|
|
|
+ DA830_GPIO7_7,
|
|
|
|
+ DA830_EMB_A_6,
|
|
|
|
+ DA830_EMB_A_7,
|
|
|
|
+ DA830_EMB_A_8,
|
|
|
|
+ DA830_EMB_A_9,
|
|
|
|
+ DA830_EMB_A_10,
|
|
|
|
+ DA830_EMB_A_11,
|
|
|
|
+ DA830_EMB_A_12,
|
|
|
|
+ DA830_EMB_D_31,
|
|
|
|
+ DA830_GPIO7_8,
|
|
|
|
+ DA830_GPIO7_9,
|
|
|
|
+ DA830_GPIO7_10,
|
|
|
|
+ DA830_GPIO7_11,
|
|
|
|
+ DA830_GPIO7_12,
|
|
|
|
+ DA830_GPIO7_13,
|
|
|
|
+ DA830_GPIO3_13,
|
|
|
|
+ DA830_EMB_D_30,
|
|
|
|
+ DA830_EMB_D_29,
|
|
|
|
+ DA830_EMB_D_28,
|
|
|
|
+ DA830_EMB_D_27,
|
|
|
|
+ DA830_EMB_D_26,
|
|
|
|
+ DA830_EMB_D_25,
|
|
|
|
+ DA830_EMB_D_24,
|
|
|
|
+ DA830_EMB_D_23,
|
|
|
|
+ DA830_EMB_D_22,
|
|
|
|
+ DA830_EMB_D_21,
|
|
|
|
+ DA830_EMB_D_20,
|
|
|
|
+ DA830_EMB_D_19,
|
|
|
|
+ DA830_EMB_D_18,
|
|
|
|
+ DA830_EMB_D_17,
|