|
@@ -1500,3 +1500,156 @@ same as the fault fields in the FAR */
|
|
|
#define SS_MASK 0x01
|
|
|
#define MULTI_MASK 0x01
|
|
|
|
|
|
+
|
|
|
+/* FSYNR0 */
|
|
|
+#define AMID_MASK 0xFF
|
|
|
+#define APID_MASK 0x1F
|
|
|
+#define ABID_MASK 0x07
|
|
|
+#define ATID_MASK 0xFF
|
|
|
+
|
|
|
+
|
|
|
+/* FSYNR1 */
|
|
|
+#define AMEMTYPE_MASK 0x07
|
|
|
+#define ASHARED_MASK 0x01
|
|
|
+#define AINNERSHARED_MASK 0x01
|
|
|
+#define APRIV_MASK 0x01
|
|
|
+#define APROTNS_MASK 0x01
|
|
|
+#define AINST_MASK 0x01
|
|
|
+#define AWRITE_MASK 0x01
|
|
|
+#define ABURST_MASK 0x01
|
|
|
+#define ALEN_MASK 0x0F
|
|
|
+#define FSYNR1_ASIZE_MASK 0x07
|
|
|
+#define ALOCK_MASK 0x03
|
|
|
+#define AFULL_MASK 0x01
|
|
|
+
|
|
|
+
|
|
|
+/* NMRR */
|
|
|
+#define ICPC0_MASK 0x03
|
|
|
+#define ICPC1_MASK 0x03
|
|
|
+#define ICPC2_MASK 0x03
|
|
|
+#define ICPC3_MASK 0x03
|
|
|
+#define ICPC4_MASK 0x03
|
|
|
+#define ICPC5_MASK 0x03
|
|
|
+#define ICPC6_MASK 0x03
|
|
|
+#define ICPC7_MASK 0x03
|
|
|
+#define OCPC0_MASK 0x03
|
|
|
+#define OCPC1_MASK 0x03
|
|
|
+#define OCPC2_MASK 0x03
|
|
|
+#define OCPC3_MASK 0x03
|
|
|
+#define OCPC4_MASK 0x03
|
|
|
+#define OCPC5_MASK 0x03
|
|
|
+#define OCPC6_MASK 0x03
|
|
|
+#define OCPC7_MASK 0x03
|
|
|
+
|
|
|
+
|
|
|
+/* PAR */
|
|
|
+#define FAULT_MASK 0x01
|
|
|
+/* If a fault is present, these are the
|
|
|
+same as the fault fields in the FAR */
|
|
|
+#define FAULT_TF_MASK 0x01
|
|
|
+#define FAULT_AFF_MASK 0x01
|
|
|
+#define FAULT_APF_MASK 0x01
|
|
|
+#define FAULT_TLBMF_MASK 0x01
|
|
|
+#define FAULT_HTWDEEF_MASK 0x01
|
|
|
+#define FAULT_HTWSEEF_MASK 0x01
|
|
|
+#define FAULT_MHF_MASK 0x01
|
|
|
+#define FAULT_SL_MASK 0x01
|
|
|
+#define FAULT_SS_MASK 0x01
|
|
|
+
|
|
|
+/* If NO fault is present, the following
|
|
|
+ * fields are in effect
|
|
|
+ * (FAULT remains as before) */
|
|
|
+#define PAR_NOFAULT_SS_MASK 0x01
|
|
|
+#define PAR_NOFAULT_MT_MASK 0x07
|
|
|
+#define PAR_NOFAULT_SH_MASK 0x01
|
|
|
+#define PAR_NOFAULT_NS_MASK 0x01
|
|
|
+#define PAR_NOFAULT_NOS_MASK 0x01
|
|
|
+#define PAR_NPFAULT_PA_MASK 0x000FFFFF
|
|
|
+
|
|
|
+
|
|
|
+/* PRRR */
|
|
|
+#define MTC0_MASK 0x03
|
|
|
+#define MTC1_MASK 0x03
|
|
|
+#define MTC2_MASK 0x03
|
|
|
+#define MTC3_MASK 0x03
|
|
|
+#define MTC4_MASK 0x03
|
|
|
+#define MTC5_MASK 0x03
|
|
|
+#define MTC6_MASK 0x03
|
|
|
+#define MTC7_MASK 0x03
|
|
|
+#define SHDSH0_MASK 0x01
|
|
|
+#define SHDSH1_MASK 0x01
|
|
|
+#define SHNMSH0_MASK 0x01
|
|
|
+#define SHNMSH1_MASK 0x01
|
|
|
+#define NOS0_MASK 0x01
|
|
|
+#define NOS1_MASK 0x01
|
|
|
+#define NOS2_MASK 0x01
|
|
|
+#define NOS3_MASK 0x01
|
|
|
+#define NOS4_MASK 0x01
|
|
|
+#define NOS5_MASK 0x01
|
|
|
+#define NOS6_MASK 0x01
|
|
|
+#define NOS7_MASK 0x01
|
|
|
+
|
|
|
+
|
|
|
+/* RESUME */
|
|
|
+#define TNR_MASK 0x01
|
|
|
+
|
|
|
+
|
|
|
+/* SCTLR */
|
|
|
+#define M_MASK 0x01
|
|
|
+#define TRE_MASK 0x01
|
|
|
+#define AFE_MASK 0x01
|
|
|
+#define HAF_MASK 0x01
|
|
|
+#define BE_MASK 0x01
|
|
|
+#define AFFD_MASK 0x01
|
|
|
+
|
|
|
+
|
|
|
+/* TLBIASID */
|
|
|
+#define TLBIASID_ASID_MASK 0xFF
|
|
|
+
|
|
|
+
|
|
|
+/* TLBIVA */
|
|
|
+#define TLBIVA_ASID_MASK 0xFF
|
|
|
+#define TLBIVA_VA_MASK 0x000FFFFF
|
|
|
+
|
|
|
+
|
|
|
+/* TLBIVAA */
|
|
|
+#define TLBIVAA_VA_MASK 0x000FFFFF
|
|
|
+
|
|
|
+
|
|
|
+/* TLBLCKR */
|
|
|
+#define LKE_MASK 0x01
|
|
|
+#define TLBLCKR_TLBIALLCFG_MASK 0x01
|
|
|
+#define TLBIASIDCFG_MASK 0x01
|
|
|
+#define TLBIVAACFG_MASK 0x01
|
|
|
+#define FLOOR_MASK 0xFF
|
|
|
+#define VICTIM_MASK 0xFF
|
|
|
+
|
|
|
+
|
|
|
+/* TTBCR */
|
|
|
+#define N_MASK 0x07
|
|
|
+#define PD0_MASK 0x01
|
|
|
+#define PD1_MASK 0x01
|
|
|
+
|
|
|
+
|
|
|
+/* TTBR0 */
|
|
|
+#define TTBR0_IRGNH_MASK 0x01
|
|
|
+#define TTBR0_SH_MASK 0x01
|
|
|
+#define TTBR0_ORGN_MASK 0x03
|
|
|
+#define TTBR0_NOS_MASK 0x01
|
|
|
+#define TTBR0_IRGNL_MASK 0x01
|
|
|
+#define TTBR0_PA_MASK 0x0003FFFF
|
|
|
+
|
|
|
+
|
|
|
+/* TTBR1 */
|
|
|
+#define TTBR1_IRGNH_MASK 0x01
|
|
|
+#define TTBR1_SH_MASK 0x01
|
|
|
+#define TTBR1_ORGN_MASK 0x03
|
|
|
+#define TTBR1_NOS_MASK 0x01
|
|
|
+#define TTBR1_IRGNL_MASK 0x01
|
|
|
+#define TTBR1_PA_MASK 0x0003FFFF
|
|
|
+
|
|
|
+
|
|
|
+/* V2PSR */
|
|
|
+#define HIT_MASK 0x01
|
|
|
+#define INDEX_MASK 0xFF
|
|
|
+
|