|
@@ -435,3 +435,84 @@ static struct clk init_clocks_off[] = {
|
|
|
.name = "i2c",
|
|
|
.devname = "s3c2440-i2c.2",
|
|
|
.parent = &clk_pclk_psys.clk,
|
|
|
+ .enable = s5pv210_clk_ip3_ctrl,
|
|
|
+ .ctrlbit = (1<<9),
|
|
|
+ }, {
|
|
|
+ .name = "i2c",
|
|
|
+ .devname = "s3c2440-hdmiphy-i2c",
|
|
|
+ .parent = &clk_pclk_psys.clk,
|
|
|
+ .enable = s5pv210_clk_ip3_ctrl,
|
|
|
+ .ctrlbit = (1 << 11),
|
|
|
+ }, {
|
|
|
+ .name = "spi",
|
|
|
+ .devname = "s5pv210-spi.0",
|
|
|
+ .parent = &clk_pclk_psys.clk,
|
|
|
+ .enable = s5pv210_clk_ip3_ctrl,
|
|
|
+ .ctrlbit = (1<<12),
|
|
|
+ }, {
|
|
|
+ .name = "spi",
|
|
|
+ .devname = "s5pv210-spi.1",
|
|
|
+ .parent = &clk_pclk_psys.clk,
|
|
|
+ .enable = s5pv210_clk_ip3_ctrl,
|
|
|
+ .ctrlbit = (1<<13),
|
|
|
+ }, {
|
|
|
+ .name = "spi",
|
|
|
+ .devname = "s5pv210-spi.2",
|
|
|
+ .parent = &clk_pclk_psys.clk,
|
|
|
+ .enable = s5pv210_clk_ip3_ctrl,
|
|
|
+ .ctrlbit = (1<<14),
|
|
|
+ }, {
|
|
|
+ .name = "timers",
|
|
|
+ .parent = &clk_pclk_psys.clk,
|
|
|
+ .enable = s5pv210_clk_ip3_ctrl,
|
|
|
+ .ctrlbit = (1<<23),
|
|
|
+ }, {
|
|
|
+ .name = "adc",
|
|
|
+ .parent = &clk_pclk_psys.clk,
|
|
|
+ .enable = s5pv210_clk_ip3_ctrl,
|
|
|
+ .ctrlbit = (1<<24),
|
|
|
+ }, {
|
|
|
+ .name = "keypad",
|
|
|
+ .parent = &clk_pclk_psys.clk,
|
|
|
+ .enable = s5pv210_clk_ip3_ctrl,
|
|
|
+ .ctrlbit = (1<<21),
|
|
|
+ }, {
|
|
|
+ .name = "iis",
|
|
|
+ .devname = "samsung-i2s.0",
|
|
|
+ .parent = &clk_p,
|
|
|
+ .enable = s5pv210_clk_ip3_ctrl,
|
|
|
+ .ctrlbit = (1<<4),
|
|
|
+ }, {
|
|
|
+ .name = "iis",
|
|
|
+ .devname = "samsung-i2s.1",
|
|
|
+ .parent = &clk_p,
|
|
|
+ .enable = s5pv210_clk_ip3_ctrl,
|
|
|
+ .ctrlbit = (1 << 5),
|
|
|
+ }, {
|
|
|
+ .name = "iis",
|
|
|
+ .devname = "samsung-i2s.2",
|
|
|
+ .parent = &clk_p,
|
|
|
+ .enable = s5pv210_clk_ip3_ctrl,
|
|
|
+ .ctrlbit = (1 << 6),
|
|
|
+ }, {
|
|
|
+ .name = "spdif",
|
|
|
+ .parent = &clk_p,
|
|
|
+ .enable = s5pv210_clk_ip3_ctrl,
|
|
|
+ .ctrlbit = (1 << 0),
|
|
|
+ },
|
|
|
+};
|
|
|
+
|
|
|
+static struct clk init_clocks[] = {
|
|
|
+ {
|
|
|
+ .name = "hclk_imem",
|
|
|
+ .parent = &clk_hclk_msys.clk,
|
|
|
+ .ctrlbit = (1 << 5),
|
|
|
+ .enable = s5pv210_clk_ip0_ctrl,
|
|
|
+ .ops = &clk_hclk_imem_ops,
|
|
|
+ }, {
|
|
|
+ .name = "uart",
|
|
|
+ .devname = "s5pv210-uart.0",
|
|
|
+ .parent = &clk_pclk_psys.clk,
|
|
|
+ .enable = s5pv210_clk_ip3_ctrl,
|
|
|
+ .ctrlbit = (1 << 17),
|
|
|
+ }, {
|