|
@@ -1326,3 +1326,177 @@ same as the fault fields in the FAR */
|
|
#define TLBTR2_VA_MASK 0x000FFFFF
|
|
#define TLBTR2_VA_MASK 0x000FFFFF
|
|
|
|
|
|
|
|
|
|
|
|
+/* Global Register Shifts */
|
|
|
|
+/* CBACRn */
|
|
|
|
+#define RWVMID_SHIFT 0
|
|
|
|
+#define RWE_SHIFT 8
|
|
|
|
+#define RWGE_SHIFT 9
|
|
|
|
+#define CBVMID_SHIFT 16
|
|
|
|
+#define IRPTNDX_SHIFT 24
|
|
|
|
+
|
|
|
|
+
|
|
|
|
+/* CR */
|
|
|
|
+#define RPUE_SHIFT 0
|
|
|
|
+#define RPUERE_SHIFT 1
|
|
|
|
+#define RPUEIE_SHIFT 2
|
|
|
|
+#define DCDEE_SHIFT 3
|
|
|
|
+#define CLIENTPD_SHIFT 4
|
|
|
|
+#define STALLD_SHIFT 5
|
|
|
|
+#define TLBLKCRWE_SHIFT 6
|
|
|
|
+#define CR_TLBIALLCFG_SHIFT 7
|
|
|
|
+#define TLBIVMIDCFG_SHIFT 8
|
|
|
|
+#define CR_HUME_SHIFT 9
|
|
|
|
+
|
|
|
|
+
|
|
|
|
+/* ESR */
|
|
|
|
+#define CFG_SHIFT 0
|
|
|
|
+#define BYPASS_SHIFT 1
|
|
|
|
+#define ESR_MULTI_SHIFT 31
|
|
|
|
+
|
|
|
|
+
|
|
|
|
+/* ESYNR0 */
|
|
|
|
+#define ESYNR0_AMID_SHIFT 0
|
|
|
|
+#define ESYNR0_APID_SHIFT 8
|
|
|
|
+#define ESYNR0_ABID_SHIFT 13
|
|
|
|
+#define ESYNR0_AVMID_SHIFT 16
|
|
|
|
+#define ESYNR0_ATID_SHIFT 24
|
|
|
|
+
|
|
|
|
+
|
|
|
|
+/* ESYNR1 */
|
|
|
|
+#define ESYNR1_AMEMTYPE_SHIFT 0
|
|
|
|
+#define ESYNR1_ASHARED_SHIFT 3
|
|
|
|
+#define ESYNR1_AINNERSHARED_SHIFT 4
|
|
|
|
+#define ESYNR1_APRIV_SHIFT 5
|
|
|
|
+#define ESYNR1_APROTNS_SHIFT 6
|
|
|
|
+#define ESYNR1_AINST_SHIFT 7
|
|
|
|
+#define ESYNR1_AWRITE_SHIFT 8
|
|
|
|
+#define ESYNR1_ABURST_SHIFT 10
|
|
|
|
+#define ESYNR1_ALEN_SHIFT 12
|
|
|
|
+#define ESYNR1_ASIZE_SHIFT 16
|
|
|
|
+#define ESYNR1_ALOCK_SHIFT 20
|
|
|
|
+#define ESYNR1_AOOO_SHIFT 22
|
|
|
|
+#define ESYNR1_AFULL_SHIFT 24
|
|
|
|
+#define ESYNR1_AC_SHIFT 30
|
|
|
|
+#define ESYNR1_DCD_SHIFT 31
|
|
|
|
+
|
|
|
|
+
|
|
|
|
+/* IDR */
|
|
|
|
+#define NM2VCBMT_SHIFT 0
|
|
|
|
+#define HTW_SHIFT 9
|
|
|
|
+#define HUM_SHIFT 10
|
|
|
|
+#define TLBSIZE_SHIFT 12
|
|
|
|
+#define NCB_SHIFT 16
|
|
|
|
+#define NIRPT_SHIFT 24
|
|
|
|
+
|
|
|
|
+
|
|
|
|
+/* M2VCBRn */
|
|
|
|
+#define VMID_SHIFT 0
|
|
|
|
+#define CBNDX_SHIFT 8
|
|
|
|
+#define BYPASSD_SHIFT 16
|
|
|
|
+#define BPRCOSH_SHIFT 17
|
|
|
|
+#define BPRCISH_SHIFT 18
|
|
|
|
+#define BPRCNSH_SHIFT 19
|
|
|
|
+#define BPSHCFG_SHIFT 20
|
|
|
|
+#define NSCFG_SHIFT 22
|
|
|
|
+#define BPMTCFG_SHIFT 24
|
|
|
|
+#define BPMEMTYPE_SHIFT 25
|
|
|
|
+
|
|
|
|
+
|
|
|
|
+/* REV */
|
|
|
|
+#define MINOR_SHIFT 0
|
|
|
|
+#define MAJOR_SHIFT 4
|
|
|
|
+
|
|
|
|
+
|
|
|
|
+/* TESTBUSCR */
|
|
|
|
+#define TBE_SHIFT 0
|
|
|
|
+#define SPDMBE_SHIFT 1
|
|
|
|
+#define WGSEL_SHIFT 8
|
|
|
|
+#define TBLSEL_SHIFT 12
|
|
|
|
+#define TBHSEL_SHIFT 14
|
|
|
|
+#define SPDM0SEL_SHIFT 16
|
|
|
|
+#define SPDM1SEL_SHIFT 20
|
|
|
|
+#define SPDM2SEL_SHIFT 24
|
|
|
|
+#define SPDM3SEL_SHIFT 28
|
|
|
|
+
|
|
|
|
+
|
|
|
|
+/* TLBIMID */
|
|
|
|
+#define TLBIVMID_VMID_SHIFT 0
|
|
|
|
+
|
|
|
|
+
|
|
|
|
+/* TLBRSW */
|
|
|
|
+#define TLBRSW_INDEX_SHIFT 0
|
|
|
|
+#define TLBBFBS_SHIFT 8
|
|
|
|
+
|
|
|
|
+
|
|
|
|
+/* TLBTR0 */
|
|
|
|
+#define PR_SHIFT 0
|
|
|
|
+#define PW_SHIFT 1
|
|
|
|
+#define UR_SHIFT 2
|
|
|
|
+#define UW_SHIFT 3
|
|
|
|
+#define XN_SHIFT 4
|
|
|
|
+#define NSDESC_SHIFT 6
|
|
|
|
+#define ISH_SHIFT 7
|
|
|
|
+#define SH_SHIFT 8
|
|
|
|
+#define MT_SHIFT 9
|
|
|
|
+#define DPSIZR_SHIFT 16
|
|
|
|
+#define DPSIZC_SHIFT 20
|
|
|
|
+
|
|
|
|
+
|
|
|
|
+/* TLBTR1 */
|
|
|
|
+#define TLBTR1_VMID_SHIFT 0
|
|
|
|
+#define TLBTR1_PA_SHIFT 12
|
|
|
|
+
|
|
|
|
+
|
|
|
|
+/* TLBTR2 */
|
|
|
|
+#define TLBTR2_ASID_SHIFT 0
|
|
|
|
+#define TLBTR2_V_SHIFT 8
|
|
|
|
+#define TLBTR2_NSTID_SHIFT 9
|
|
|
|
+#define TLBTR2_NV_SHIFT 10
|
|
|
|
+#define TLBTR2_VA_SHIFT 12
|
|
|
|
+
|
|
|
|
+
|
|
|
|
+/* Context Register Masks */
|
|
|
|
+/* ACTLR */
|
|
|
|
+#define CFERE_MASK 0x01
|
|
|
|
+#define CFEIE_MASK 0x01
|
|
|
|
+#define PTSHCFG_MASK 0x03
|
|
|
|
+#define RCOSH_MASK 0x01
|
|
|
|
+#define RCISH_MASK 0x01
|
|
|
|
+#define RCNSH_MASK 0x01
|
|
|
|
+#define PRIVCFG_MASK 0x03
|
|
|
|
+#define DNA_MASK 0x01
|
|
|
|
+#define DNLV2PA_MASK 0x01
|
|
|
|
+#define TLBMCFG_MASK 0x03
|
|
|
|
+#define CFCFG_MASK 0x01
|
|
|
|
+#define TIPCF_MASK 0x01
|
|
|
|
+#define V2PCFG_MASK 0x03
|
|
|
|
+#define HUME_MASK 0x01
|
|
|
|
+#define PTMTCFG_MASK 0x01
|
|
|
|
+#define PTMEMTYPE_MASK 0x07
|
|
|
|
+
|
|
|
|
+
|
|
|
|
+/* BFBCR */
|
|
|
|
+#define BFBDFE_MASK 0x01
|
|
|
|
+#define BFBSFE_MASK 0x01
|
|
|
|
+#define SFVS_MASK 0x01
|
|
|
|
+#define FLVIC_MASK 0x0F
|
|
|
|
+#define SLVIC_MASK 0x0F
|
|
|
|
+
|
|
|
|
+
|
|
|
|
+/* CONTEXTIDR */
|
|
|
|
+#define CONTEXTIDR_ASID_MASK 0xFF
|
|
|
|
+#define PROCID_MASK 0x00FFFFFF
|
|
|
|
+
|
|
|
|
+
|
|
|
|
+/* FSR */
|
|
|
|
+#define TF_MASK 0x01
|
|
|
|
+#define AFF_MASK 0x01
|
|
|
|
+#define APF_MASK 0x01
|
|
|
|
+#define TLBMF_MASK 0x01
|
|
|
|
+#define HTWDEEF_MASK 0x01
|
|
|
|
+#define HTWSEEF_MASK 0x01
|
|
|
|
+#define MHF_MASK 0x01
|
|
|
|
+#define SL_MASK 0x01
|
|
|
|
+#define SS_MASK 0x01
|
|
|
|
+#define MULTI_MASK 0x01
|
|
|
|
+
|