|
@@ -67,3 +67,167 @@
|
|
|
#define OMAP2430_CONTROL_PADCONF_SDRC_BA1_OFFSET 0x027
|
|
|
#define OMAP2430_CONTROL_PADCONF_SDRC_BA0_OFFSET 0x028
|
|
|
#define OMAP2430_CONTROL_PADCONF_SDRC_A11_OFFSET 0x029
|
|
|
+#define OMAP2430_CONTROL_PADCONF_SDRC_A10_OFFSET 0x02a
|
|
|
+#define OMAP2430_CONTROL_PADCONF_SDRC_A9_OFFSET 0x02b
|
|
|
+#define OMAP2430_CONTROL_PADCONF_SDRC_A8_OFFSET 0x02c
|
|
|
+#define OMAP2430_CONTROL_PADCONF_SDRC_A7_OFFSET 0x02d
|
|
|
+#define OMAP2430_CONTROL_PADCONF_SDRC_A6_OFFSET 0x02e
|
|
|
+#define OMAP2430_CONTROL_PADCONF_SDRC_A5_OFFSET 0x02f
|
|
|
+#define OMAP2430_CONTROL_PADCONF_SDRC_A4_OFFSET 0x030
|
|
|
+#define OMAP2430_CONTROL_PADCONF_SDRC_A3_OFFSET 0x031
|
|
|
+#define OMAP2430_CONTROL_PADCONF_SDRC_A2_OFFSET 0x032
|
|
|
+#define OMAP2430_CONTROL_PADCONF_SDRC_A1_OFFSET 0x033
|
|
|
+#define OMAP2430_CONTROL_PADCONF_SDRC_A0_OFFSET 0x034
|
|
|
+#define OMAP2430_CONTROL_PADCONF_SDRC_D31_OFFSET 0x035
|
|
|
+#define OMAP2430_CONTROL_PADCONF_SDRC_D30_OFFSET 0x036
|
|
|
+#define OMAP2430_CONTROL_PADCONF_SDRC_D29_OFFSET 0x037
|
|
|
+#define OMAP2430_CONTROL_PADCONF_SDRC_D28_OFFSET 0x038
|
|
|
+#define OMAP2430_CONTROL_PADCONF_SDRC_D27_OFFSET 0x039
|
|
|
+#define OMAP2430_CONTROL_PADCONF_SDRC_D26_OFFSET 0x03a
|
|
|
+#define OMAP2430_CONTROL_PADCONF_SDRC_D25_OFFSET 0x03b
|
|
|
+#define OMAP2430_CONTROL_PADCONF_SDRC_D24_OFFSET 0x03c
|
|
|
+#define OMAP2430_CONTROL_PADCONF_SDRC_D23_OFFSET 0x03d
|
|
|
+#define OMAP2430_CONTROL_PADCONF_SDRC_D22_OFFSET 0x03e
|
|
|
+#define OMAP2430_CONTROL_PADCONF_SDRC_D21_OFFSET 0x03f
|
|
|
+#define OMAP2430_CONTROL_PADCONF_SDRC_D20_OFFSET 0x040
|
|
|
+#define OMAP2430_CONTROL_PADCONF_SDRC_D19_OFFSET 0x041
|
|
|
+#define OMAP2430_CONTROL_PADCONF_SDRC_D18_OFFSET 0x042
|
|
|
+#define OMAP2430_CONTROL_PADCONF_SDRC_D17_OFFSET 0x043
|
|
|
+#define OMAP2430_CONTROL_PADCONF_SDRC_D16_OFFSET 0x044
|
|
|
+#define OMAP2430_CONTROL_PADCONF_SDRC_D15_OFFSET 0x045
|
|
|
+#define OMAP2430_CONTROL_PADCONF_SDRC_D14_OFFSET 0x046
|
|
|
+#define OMAP2430_CONTROL_PADCONF_SDRC_D13_OFFSET 0x047
|
|
|
+#define OMAP2430_CONTROL_PADCONF_SDRC_D12_OFFSET 0x048
|
|
|
+#define OMAP2430_CONTROL_PADCONF_SDRC_D11_OFFSET 0x049
|
|
|
+#define OMAP2430_CONTROL_PADCONF_SDRC_D10_OFFSET 0x04a
|
|
|
+#define OMAP2430_CONTROL_PADCONF_SDRC_D9_OFFSET 0x04b
|
|
|
+#define OMAP2430_CONTROL_PADCONF_SDRC_D8_OFFSET 0x04c
|
|
|
+#define OMAP2430_CONTROL_PADCONF_SDRC_D7_OFFSET 0x04d
|
|
|
+#define OMAP2430_CONTROL_PADCONF_SDRC_D6_OFFSET 0x04e
|
|
|
+#define OMAP2430_CONTROL_PADCONF_SDRC_D5_OFFSET 0x04f
|
|
|
+#define OMAP2430_CONTROL_PADCONF_SDRC_D4_OFFSET 0x050
|
|
|
+#define OMAP2430_CONTROL_PADCONF_SDRC_D3_OFFSET 0x051
|
|
|
+#define OMAP2430_CONTROL_PADCONF_SDRC_D2_OFFSET 0x052
|
|
|
+#define OMAP2430_CONTROL_PADCONF_SDRC_D1_OFFSET 0x053
|
|
|
+#define OMAP2430_CONTROL_PADCONF_SDRC_D0_OFFSET 0x054
|
|
|
+#define OMAP2430_CONTROL_PADCONF_GPMC_A10_OFFSET 0x055
|
|
|
+#define OMAP2430_CONTROL_PADCONF_GPMC_A9_OFFSET 0x056
|
|
|
+#define OMAP2430_CONTROL_PADCONF_GPMC_A8_OFFSET 0x057
|
|
|
+#define OMAP2430_CONTROL_PADCONF_GPMC_A7_OFFSET 0x058
|
|
|
+#define OMAP2430_CONTROL_PADCONF_GPMC_A6_OFFSET 0x059
|
|
|
+#define OMAP2430_CONTROL_PADCONF_GPMC_A5_OFFSET 0x05a
|
|
|
+#define OMAP2430_CONTROL_PADCONF_GPMC_A4_OFFSET 0x05b
|
|
|
+#define OMAP2430_CONTROL_PADCONF_GPMC_A3_OFFSET 0x05c
|
|
|
+#define OMAP2430_CONTROL_PADCONF_GPMC_A2_OFFSET 0x05d
|
|
|
+#define OMAP2430_CONTROL_PADCONF_GPMC_A1_OFFSET 0x05e
|
|
|
+#define OMAP2430_CONTROL_PADCONF_GPMC_D15_OFFSET 0x05f
|
|
|
+#define OMAP2430_CONTROL_PADCONF_GPMC_D14_OFFSET 0x060
|
|
|
+#define OMAP2430_CONTROL_PADCONF_GPMC_D13_OFFSET 0x061
|
|
|
+#define OMAP2430_CONTROL_PADCONF_GPMC_D12_OFFSET 0x062
|
|
|
+#define OMAP2430_CONTROL_PADCONF_GPMC_D11_OFFSET 0x063
|
|
|
+#define OMAP2430_CONTROL_PADCONF_GPMC_D10_OFFSET 0x064
|
|
|
+#define OMAP2430_CONTROL_PADCONF_GPMC_D9_OFFSET 0x065
|
|
|
+#define OMAP2430_CONTROL_PADCONF_GPMC_D8_OFFSET 0x066
|
|
|
+#define OMAP2430_CONTROL_PADCONF_GPMC_D7_OFFSET 0x067
|
|
|
+#define OMAP2430_CONTROL_PADCONF_GPMC_D6_OFFSET 0x068
|
|
|
+#define OMAP2430_CONTROL_PADCONF_GPMC_D5_OFFSET 0x069
|
|
|
+#define OMAP2430_CONTROL_PADCONF_GPMC_D4_OFFSET 0x06a
|
|
|
+#define OMAP2430_CONTROL_PADCONF_GPMC_D3_OFFSET 0x06b
|
|
|
+#define OMAP2430_CONTROL_PADCONF_GPMC_D2_OFFSET 0x06c
|
|
|
+#define OMAP2430_CONTROL_PADCONF_GPMC_D1_OFFSET 0x06d
|
|
|
+#define OMAP2430_CONTROL_PADCONF_GPMC_D0_OFFSET 0x06e
|
|
|
+#define OMAP2430_CONTROL_PADCONF_DSS_DATA0_OFFSET 0x06f
|
|
|
+#define OMAP2430_CONTROL_PADCONF_DSS_DATA1_OFFSET 0x070
|
|
|
+#define OMAP2430_CONTROL_PADCONF_DSS_DATA2_OFFSET 0x071
|
|
|
+#define OMAP2430_CONTROL_PADCONF_DSS_DATA3_OFFSET 0x072
|
|
|
+#define OMAP2430_CONTROL_PADCONF_DSS_DATA4_OFFSET 0x073
|
|
|
+#define OMAP2430_CONTROL_PADCONF_DSS_DATA5_OFFSET 0x074
|
|
|
+#define OMAP2430_CONTROL_PADCONF_DSS_DATA6_OFFSET 0x075
|
|
|
+#define OMAP2430_CONTROL_PADCONF_DSS_DATA7_OFFSET 0x076
|
|
|
+#define OMAP2430_CONTROL_PADCONF_DSS_DATA8_OFFSET 0x077
|
|
|
+#define OMAP2430_CONTROL_PADCONF_DSS_DATA9_OFFSET 0x078
|
|
|
+#define OMAP2430_CONTROL_PADCONF_DSS_DATA10_OFFSET 0x079
|
|
|
+#define OMAP2430_CONTROL_PADCONF_DSS_DATA11_OFFSET 0x07a
|
|
|
+#define OMAP2430_CONTROL_PADCONF_DSS_DATA12_OFFSET 0x07b
|
|
|
+#define OMAP2430_CONTROL_PADCONF_DSS_DATA13_OFFSET 0x07c
|
|
|
+#define OMAP2430_CONTROL_PADCONF_DSS_DATA14_OFFSET 0x07d
|
|
|
+#define OMAP2430_CONTROL_PADCONF_DSS_DATA15_OFFSET 0x07e
|
|
|
+#define OMAP2430_CONTROL_PADCONF_DSS_DATA16_OFFSET 0x07f
|
|
|
+#define OMAP2430_CONTROL_PADCONF_DSS_DATA17_OFFSET 0x080
|
|
|
+#define OMAP2430_CONTROL_PADCONF_UART1_CTS_OFFSET 0x081
|
|
|
+#define OMAP2430_CONTROL_PADCONF_UART1_RTS_OFFSET 0x082
|
|
|
+#define OMAP2430_CONTROL_PADCONF_UART1_TX_OFFSET 0x083
|
|
|
+#define OMAP2430_CONTROL_PADCONF_UART1_RX_OFFSET 0x084
|
|
|
+#define OMAP2430_CONTROL_PADCONF_MCBSP2_DR_OFFSET 0x085
|
|
|
+#define OMAP2430_CONTROL_PADCONF_MCBSP2_CLKX_OFFSET 0x086
|
|
|
+#define OMAP2430_CONTROL_PADCONF_DSS_PCLK_OFFSET 0x087
|
|
|
+#define OMAP2430_CONTROL_PADCONF_DSS_VSYNC_OFFSET 0x088
|
|
|
+#define OMAP2430_CONTROL_PADCONF_DSS_HSYNC_OFFSET 0x089
|
|
|
+#define OMAP2430_CONTROL_PADCONF_DSS_ACBIAS_OFFSET 0x08a
|
|
|
+#define OMAP2430_CONTROL_PADCONF_SYS_NRESPWRON_OFFSET 0x08b
|
|
|
+#define OMAP2430_CONTROL_PADCONF_SYS_NRESWARM_OFFSET 0x08c
|
|
|
+#define OMAP2430_CONTROL_PADCONF_SYS_NIRQ0_OFFSET 0x08d
|
|
|
+#define OMAP2430_CONTROL_PADCONF_SYS_NIRQ1_OFFSET 0x08e
|
|
|
+#define OMAP2430_CONTROL_PADCONF_SYS_VMODE_OFFSET 0x08f
|
|
|
+#define OMAP2430_CONTROL_PADCONF_GPIO_128_OFFSET 0x090
|
|
|
+#define OMAP2430_CONTROL_PADCONF_GPIO_129_OFFSET 0x091
|
|
|
+#define OMAP2430_CONTROL_PADCONF_GPIO_130_OFFSET 0x092
|
|
|
+#define OMAP2430_CONTROL_PADCONF_GPIO_131_OFFSET 0x093
|
|
|
+#define OMAP2430_CONTROL_PADCONF_SYS_32K_OFFSET 0x094
|
|
|
+#define OMAP2430_CONTROL_PADCONF_SYS_XTALIN_OFFSET 0x095
|
|
|
+#define OMAP2430_CONTROL_PADCONF_SYS_XTALOUT_OFFSET 0x096
|
|
|
+#define OMAP2430_CONTROL_PADCONF_GPIO_132_OFFSET 0x097
|
|
|
+#define OMAP2430_CONTROL_PADCONF_SYS_CLKREQ_OFFSET 0x098
|
|
|
+#define OMAP2430_CONTROL_PADCONF_SYS_CLKOUT_OFFSET 0x099
|
|
|
+#define OMAP2430_CONTROL_PADCONF_GPIO_151_OFFSET 0x09a
|
|
|
+#define OMAP2430_CONTROL_PADCONF_GPIO_133_OFFSET 0x09b
|
|
|
+#define OMAP2430_CONTROL_PADCONF_JTAG_EMU1_OFFSET 0x09c
|
|
|
+#define OMAP2430_CONTROL_PADCONF_JTAG_EMU0_OFFSET 0x09d
|
|
|
+#define OMAP2430_CONTROL_PADCONF_JTAG_NTRST_OFFSET 0x09e
|
|
|
+#define OMAP2430_CONTROL_PADCONF_JTAG_TCK_OFFSET 0x09f
|
|
|
+#define OMAP2430_CONTROL_PADCONF_JTAG_RTCK_OFFSET 0x0a0
|
|
|
+#define OMAP2430_CONTROL_PADCONF_JTAG_TMS_OFFSET 0x0a1
|
|
|
+#define OMAP2430_CONTROL_PADCONF_JTAG_TDI_OFFSET 0x0a2
|
|
|
+#define OMAP2430_CONTROL_PADCONF_JTAG_TDO_OFFSET 0x0a3
|
|
|
+#define OMAP2430_CONTROL_PADCONF_CAM_D9_OFFSET 0x0a4
|
|
|
+#define OMAP2430_CONTROL_PADCONF_CAM_D8_OFFSET 0x0a5
|
|
|
+#define OMAP2430_CONTROL_PADCONF_CAM_D7_OFFSET 0x0a6
|
|
|
+#define OMAP2430_CONTROL_PADCONF_CAM_D6_OFFSET 0x0a7
|
|
|
+#define OMAP2430_CONTROL_PADCONF_CAM_D5_OFFSET 0x0a8
|
|
|
+#define OMAP2430_CONTROL_PADCONF_CAM_D4_OFFSET 0x0a9
|
|
|
+#define OMAP2430_CONTROL_PADCONF_CAM_D3_OFFSET 0x0aa
|
|
|
+#define OMAP2430_CONTROL_PADCONF_CAM_D2_OFFSET 0x0ab
|
|
|
+#define OMAP2430_CONTROL_PADCONF_CAM_D1_OFFSET 0x0ac
|
|
|
+#define OMAP2430_CONTROL_PADCONF_CAM_D0_OFFSET 0x0ad
|
|
|
+#define OMAP2430_CONTROL_PADCONF_CAM_HS_OFFSET 0x0ae
|
|
|
+#define OMAP2430_CONTROL_PADCONF_CAM_VS_OFFSET 0x0af
|
|
|
+#define OMAP2430_CONTROL_PADCONF_CAM_LCLK_OFFSET 0x0b0
|
|
|
+#define OMAP2430_CONTROL_PADCONF_CAM_XCLK_OFFSET 0x0b1
|
|
|
+#define OMAP2430_CONTROL_PADCONF_CAM_D11_OFFSET 0x0b2
|
|
|
+#define OMAP2430_CONTROL_PADCONF_CAM_D10_OFFSET 0x0b3
|
|
|
+#define OMAP2430_CONTROL_PADCONF_GPIO_134_OFFSET 0x0b4
|
|
|
+#define OMAP2430_CONTROL_PADCONF_GPIO_135_OFFSET 0x0b5
|
|
|
+#define OMAP2430_CONTROL_PADCONF_GPIO_136_OFFSET 0x0b6
|
|
|
+#define OMAP2430_CONTROL_PADCONF_GPIO_137_OFFSET 0x0b7
|
|
|
+#define OMAP2430_CONTROL_PADCONF_GPIO_138_OFFSET 0x0b8
|
|
|
+#define OMAP2430_CONTROL_PADCONF_GPIO_139_OFFSET 0x0b9
|
|
|
+#define OMAP2430_CONTROL_PADCONF_GPIO_140_OFFSET 0x0ba
|
|
|
+#define OMAP2430_CONTROL_PADCONF_GPIO_141_OFFSET 0x0bb
|
|
|
+#define OMAP2430_CONTROL_PADCONF_GPIO_142_OFFSET 0x0bc
|
|
|
+#define OMAP2430_CONTROL_PADCONF_GPIO_154_OFFSET 0x0bd
|
|
|
+#define OMAP2430_CONTROL_PADCONF_GPIO_148_OFFSET 0x0be
|
|
|
+#define OMAP2430_CONTROL_PADCONF_GPIO_149_OFFSET 0x0bf
|
|
|
+#define OMAP2430_CONTROL_PADCONF_GPIO_150_OFFSET 0x0c0
|
|
|
+#define OMAP2430_CONTROL_PADCONF_GPIO_152_OFFSET 0x0c1
|
|
|
+#define OMAP2430_CONTROL_PADCONF_GPIO_153_OFFSET 0x0c2
|
|
|
+#define OMAP2430_CONTROL_PADCONF_SDMMC1_CLKO_OFFSET 0x0c3
|
|
|
+#define OMAP2430_CONTROL_PADCONF_SDMMC1_CMD_OFFSET 0x0c4
|
|
|
+#define OMAP2430_CONTROL_PADCONF_SDMMC1_DAT0_OFFSET 0x0c5
|
|
|
+#define OMAP2430_CONTROL_PADCONF_SDMMC1_DAT1_OFFSET 0x0c6
|
|
|
+#define OMAP2430_CONTROL_PADCONF_SDMMC1_DAT2_OFFSET 0x0c7
|
|
|
+#define OMAP2430_CONTROL_PADCONF_SDMMC1_DAT3_OFFSET 0x0c8
|
|
|
+#define OMAP2430_CONTROL_PADCONF_SDMMC2_CLKO_OFFSET 0x0c9
|
|
|
+#define OMAP2430_CONTROL_PADCONF_SDMMC2_DAT3_OFFSET 0x0ca
|
|
|
+#define OMAP2430_CONTROL_PADCONF_SDMMC2_CMD_OFFSET 0x0cb
|
|
|
+#define OMAP2430_CONTROL_PADCONF_SDMMC2_DAT0_OFFSET 0x0cc
|
|
|
+#define OMAP2430_CONTROL_PADCONF_SDMMC2_DAT2_OFFSET 0x0cd
|