|
@@ -4412,3 +4412,84 @@ static struct omap_hwmod_addr_space omap44xx_dma_system_addrs[] = {
|
|
|
static struct omap_hwmod_ocp_if omap44xx_l4_cfg__dma_system = {
|
|
|
.master = &omap44xx_l4_cfg_hwmod,
|
|
|
.slave = &omap44xx_dma_system_hwmod,
|
|
|
+ .clk = "l4_div_ck",
|
|
|
+ .addr = omap44xx_dma_system_addrs,
|
|
|
+ .user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
|
+};
|
|
|
+
|
|
|
+static struct omap_hwmod_addr_space omap44xx_dmic_addrs[] = {
|
|
|
+ {
|
|
|
+ .name = "mpu",
|
|
|
+ .pa_start = 0x4012e000,
|
|
|
+ .pa_end = 0x4012e07f,
|
|
|
+ .flags = ADDR_TYPE_RT
|
|
|
+ },
|
|
|
+ { }
|
|
|
+};
|
|
|
+
|
|
|
+/* l4_abe -> dmic */
|
|
|
+static struct omap_hwmod_ocp_if omap44xx_l4_abe__dmic = {
|
|
|
+ .master = &omap44xx_l4_abe_hwmod,
|
|
|
+ .slave = &omap44xx_dmic_hwmod,
|
|
|
+ .clk = "ocp_abe_iclk",
|
|
|
+ .addr = omap44xx_dmic_addrs,
|
|
|
+ .user = OCP_USER_MPU,
|
|
|
+};
|
|
|
+
|
|
|
+static struct omap_hwmod_addr_space omap44xx_dmic_dma_addrs[] = {
|
|
|
+ {
|
|
|
+ .name = "dma",
|
|
|
+ .pa_start = 0x4902e000,
|
|
|
+ .pa_end = 0x4902e07f,
|
|
|
+ .flags = ADDR_TYPE_RT
|
|
|
+ },
|
|
|
+ { }
|
|
|
+};
|
|
|
+
|
|
|
+/* l4_abe -> dmic (dma) */
|
|
|
+static struct omap_hwmod_ocp_if omap44xx_l4_abe__dmic_dma = {
|
|
|
+ .master = &omap44xx_l4_abe_hwmod,
|
|
|
+ .slave = &omap44xx_dmic_hwmod,
|
|
|
+ .clk = "ocp_abe_iclk",
|
|
|
+ .addr = omap44xx_dmic_dma_addrs,
|
|
|
+ .user = OCP_USER_SDMA,
|
|
|
+};
|
|
|
+
|
|
|
+/* dsp -> iva */
|
|
|
+static struct omap_hwmod_ocp_if omap44xx_dsp__iva = {
|
|
|
+ .master = &omap44xx_dsp_hwmod,
|
|
|
+ .slave = &omap44xx_iva_hwmod,
|
|
|
+ .clk = "dpll_iva_m5x2_ck",
|
|
|
+ .user = OCP_USER_DSP,
|
|
|
+};
|
|
|
+
|
|
|
+/* dsp -> sl2if */
|
|
|
+static struct omap_hwmod_ocp_if __maybe_unused omap44xx_dsp__sl2if = {
|
|
|
+ .master = &omap44xx_dsp_hwmod,
|
|
|
+ .slave = &omap44xx_sl2if_hwmod,
|
|
|
+ .clk = "dpll_iva_m5x2_ck",
|
|
|
+ .user = OCP_USER_DSP,
|
|
|
+};
|
|
|
+
|
|
|
+/* l4_cfg -> dsp */
|
|
|
+static struct omap_hwmod_ocp_if omap44xx_l4_cfg__dsp = {
|
|
|
+ .master = &omap44xx_l4_cfg_hwmod,
|
|
|
+ .slave = &omap44xx_dsp_hwmod,
|
|
|
+ .clk = "l4_div_ck",
|
|
|
+ .user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
|
+};
|
|
|
+
|
|
|
+static struct omap_hwmod_addr_space omap44xx_dss_dma_addrs[] = {
|
|
|
+ {
|
|
|
+ .pa_start = 0x58000000,
|
|
|
+ .pa_end = 0x5800007f,
|
|
|
+ .flags = ADDR_TYPE_RT
|
|
|
+ },
|
|
|
+ { }
|
|
|
+};
|
|
|
+
|
|
|
+/* l3_main_2 -> dss */
|
|
|
+static struct omap_hwmod_ocp_if omap44xx_l3_main_2__dss = {
|
|
|
+ .master = &omap44xx_l3_main_2_hwmod,
|
|
|
+ .slave = &omap44xx_dss_hwmod,
|
|
|
+ .clk = "dss_fck",
|