|
@@ -1991,3 +1991,75 @@ static struct pinmux_cfg_reg pinmux_config_regs[] = {
|
|
|
/* IP1_28_25 [4] */
|
|
|
FN_HTX0, FN_TX1, FN_SDATA, FN_CTS0_C,
|
|
|
FN_SUB_TCK, FN_CC5_STATE2, FN_CC5_STATE10, FN_CC5_STATE18,
|
|
|
+ FN_CC5_STATE26, FN_CC5_STATE34, 0, 0,
|
|
|
+ 0, 0, 0, 0,
|
|
|
+ /* IP1_24_23 [2] */
|
|
|
+ FN_MLB_DAT, FN_PWM4, FN_RX4, 0,
|
|
|
+ /* IP1_22_21 [2] */
|
|
|
+ FN_MLB_SIG, FN_PWM3, FN_TX4, 0,
|
|
|
+ /* IP1_20_19 [2] */
|
|
|
+ FN_MLB_CLK, FN_PWM2, FN_SCK4, 0,
|
|
|
+ /* IP1_18_15 [4] */
|
|
|
+ FN_EX_CS5, FN_SD1_DAT1, FN_MMC0_D1, FN_FD1,
|
|
|
+ FN_ATAWR0, FN_VI1_R6, FN_HRX1, FN_RX2_E,
|
|
|
+ FN_RX0_B, FN_SSI_WS9, 0, 0,
|
|
|
+ 0, 0, 0, 0,
|
|
|
+ /* IP1_14_11 [4] */
|
|
|
+ FN_EX_CS4, FN_SD1_DAT0, FN_MMC0_D0, FN_FD0,
|
|
|
+ FN_ATARD0, FN_VI1_R5, FN_SCK5_B, FN_HTX1,
|
|
|
+ FN_TX2_E, FN_TX0_B, FN_SSI_SCK9, 0,
|
|
|
+ 0, 0, 0, 0,
|
|
|
+ /* IP1_10_7 [4] */
|
|
|
+ FN_EX_CS3, FN_SD1_CMD, FN_MMC0_CMD, FN_FRE,
|
|
|
+ FN_ATACS10, FN_VI1_R4, FN_RX5_B, FN_HSCK1,
|
|
|
+ FN_SSI_SDATA8_B, FN_RTS0_B_TANS_B, FN_SSI_SDATA9, 0,
|
|
|
+ 0, 0, 0, 0,
|
|
|
+ /* IP1_6_4 [3] */
|
|
|
+ FN_EX_CS2, FN_SD1_CLK, FN_MMC0_CLK, FN_FALE,
|
|
|
+ FN_ATACS00, 0, 0, 0,
|
|
|
+ /* IP1_3_2 [2] */
|
|
|
+ FN_EX_CS1, FN_MMC0_D7, FN_FD7, 0,
|
|
|
+ /* IP1_1_0 [2] */
|
|
|
+ FN_EX_CS0, FN_RX3_C_IRDA_RX_C, FN_MMC0_D6, FN_FD6 }
|
|
|
+ },
|
|
|
+ { PINMUX_CFG_REG_VAR("IPSR2", 0xfffc0028, 32,
|
|
|
+ 1, 3, 1, 1, 1, 1, 1, 1, 3, 3, 4, 4, 4, 4) {
|
|
|
+ /* IP2_31 [1] */
|
|
|
+ 0, 0,
|
|
|
+ /* IP2_30_28 [3] */
|
|
|
+ FN_DU0_DG0, FN_LCDOUT8, FN_DREQ1, FN_SCL2,
|
|
|
+ FN_AUDATA2, 0, 0, 0,
|
|
|
+ /* IP2_27 [1] */
|
|
|
+ FN_DU0_DR7, FN_LCDOUT7,
|
|
|
+ /* IP2_26 [1] */
|
|
|
+ FN_DU0_DR6, FN_LCDOUT6,
|
|
|
+ /* IP2_25 [1] */
|
|
|
+ FN_DU0_DR5, FN_LCDOUT5,
|
|
|
+ /* IP2_24 [1] */
|
|
|
+ FN_DU0_DR4, FN_LCDOUT4,
|
|
|
+ /* IP2_23 [1] */
|
|
|
+ FN_DU0_DR3, FN_LCDOUT3,
|
|
|
+ /* IP2_22 [1] */
|
|
|
+ FN_DU0_DR2, FN_LCDOUT2,
|
|
|
+ /* IP2_21_19 [3] */
|
|
|
+ FN_DU0_DR1, FN_LCDOUT1, FN_DACK0, FN_DRACK0,
|
|
|
+ FN_GPS_SIGN_B, FN_AUDATA1, FN_RX5_C, 0,
|
|
|
+ /* IP2_18_16 [3] */
|
|
|
+ FN_DU0_DR0, FN_LCDOUT0, FN_DREQ0, FN_GPS_CLK_B,
|
|
|
+ FN_AUDATA0, FN_TX5_C, 0, 0,
|
|
|
+ /* IP2_15_12 [4] */
|
|
|
+ FN_HRTS0, FN_RTS1_TANS, FN_MDATA, FN_TX0_C,
|
|
|
+ FN_SUB_TMS, FN_CC5_STATE1, FN_CC5_STATE9, FN_CC5_STATE17,
|
|
|
+ FN_CC5_STATE25, FN_CC5_STATE33, 0, 0,
|
|
|
+ 0, 0, 0, 0,
|
|
|
+ /* IP2_11_8 [4] */
|
|
|
+ FN_HCTS0, FN_CTS1, FN_STM, FN_PWM0_D,
|
|
|
+ FN_RX0_C, FN_SCIF_CLK_C, FN_SUB_TRST, FN_TCLK1_B,
|
|
|
+ FN_CC5_OSCOUT, 0, 0, 0,
|
|
|
+ 0, 0, 0, 0,
|
|
|
+ /* IP2_7_4 [4] */
|
|
|
+ FN_HSCK0, FN_SCK1, FN_MTS, FN_PWM5,
|
|
|
+ FN_SCK0_C, FN_SSI_SDATA9_B, FN_SUB_TDO, FN_CC5_STATE0,
|
|
|
+ FN_CC5_STATE8, FN_CC5_STATE16, FN_CC5_STATE24, FN_CC5_STATE32,
|
|
|
+ 0, 0, 0, 0,
|
|
|
+ /* IP2_3_0 [4] */
|