|
@@ -797,3 +797,117 @@ static pinmux_enum_t pinmux_data[] = {
|
|
PINMUX_DATA(FMSOILR_MARK, PORT14_FN1),
|
|
PINMUX_DATA(FMSOILR_MARK, PORT14_FN1),
|
|
PINMUX_DATA(FMSIILR_MARK, PORT14_FN2),
|
|
PINMUX_DATA(FMSIILR_MARK, PORT14_FN2),
|
|
PINMUX_DATA(VIO_CKO1_MARK, PORT14_FN3),
|
|
PINMUX_DATA(VIO_CKO1_MARK, PORT14_FN3),
|
|
|
|
+ PINMUX_DATA(LCD1_D23_MARK, PORT14_FN7),
|
|
|
|
+ PINMUX_DATA(IRQ3_PORT14_MARK, PORT14_FN0, MSEL1CR_3_1),
|
|
|
|
+
|
|
|
|
+ /* Port15 */
|
|
|
|
+ PINMUX_DATA(FMSOIBT_MARK, PORT15_FN1),
|
|
|
|
+ PINMUX_DATA(FMSIIBT_MARK, PORT15_FN2),
|
|
|
|
+ PINMUX_DATA(VIO_CKO2_MARK, PORT15_FN3),
|
|
|
|
+ PINMUX_DATA(LCD1_D22_MARK, PORT15_FN7),
|
|
|
|
+ PINMUX_DATA(IRQ4_PORT15_MARK, PORT15_FN0, MSEL1CR_4_0),
|
|
|
|
+
|
|
|
|
+ /* Port16 */
|
|
|
|
+ PINMUX_DATA(FMSOOLR_MARK, PORT16_FN1),
|
|
|
|
+ PINMUX_DATA(FMSIOLR_MARK, PORT16_FN2),
|
|
|
|
+
|
|
|
|
+ /* Port17 */
|
|
|
|
+ PINMUX_DATA(FMSOOBT_MARK, PORT17_FN1),
|
|
|
|
+ PINMUX_DATA(FMSIOBT_MARK, PORT17_FN2),
|
|
|
|
+
|
|
|
|
+ /* Port18 */
|
|
|
|
+ PINMUX_DATA(FMSOSLD_MARK, PORT18_FN1),
|
|
|
|
+ PINMUX_DATA(FSIASPDIF_PORT18_MARK, PORT18_FN2, MSEL5CR_4_1),
|
|
|
|
+
|
|
|
|
+ /* Port19 */
|
|
|
|
+ PINMUX_DATA(FMSICK_MARK, PORT19_FN1),
|
|
|
|
+ PINMUX_DATA(CS5A_PORT19_MARK, PORT19_FN7, MSEL5CR_2_1),
|
|
|
|
+ PINMUX_DATA(IRQ10_MARK, PORT19_FN0),
|
|
|
|
+
|
|
|
|
+ /* Port20 */
|
|
|
|
+ PINMUX_DATA(FMSOCK_MARK, PORT20_FN1),
|
|
|
|
+ PINMUX_DATA(SCIFA5_TXD_PORT20_MARK, PORT20_FN3, MSEL5CR_15_0, MSEL5CR_14_0),
|
|
|
|
+ PINMUX_DATA(IRQ1_MARK, PORT20_FN0),
|
|
|
|
+
|
|
|
|
+ /* Port21 */
|
|
|
|
+ PINMUX_DATA(SCIFA1_CTS_MARK, PORT21_FN1),
|
|
|
|
+ PINMUX_DATA(SCIFA4_SCK_PORT21_MARK, PORT21_FN2, MSEL5CR_10_0),
|
|
|
|
+ PINMUX_DATA(TPU0TO1_MARK, PORT21_FN4),
|
|
|
|
+ PINMUX_DATA(VIO1_FIELD_MARK, PORT21_FN5),
|
|
|
|
+ PINMUX_DATA(STP0_IPD5_MARK, PORT21_FN6),
|
|
|
|
+ PINMUX_DATA(LCD1_D10_MARK, PORT21_FN7),
|
|
|
|
+
|
|
|
|
+ /* Port22 */
|
|
|
|
+ PINMUX_DATA(SCIFA2_SCK_PORT22_MARK, PORT22_FN1, MSEL5CR_7_0),
|
|
|
|
+ PINMUX_DATA(SIM_D_PORT22_MARK, PORT22_FN4, MSEL5CR_21_0),
|
|
|
|
+ PINMUX_DATA(VIO0_D13_PORT22_MARK, PORT22_FN7, MSEL5CR_27_1),
|
|
|
|
+
|
|
|
|
+ /* Port23 */
|
|
|
|
+ PINMUX_DATA(SCIFA1_RTS_MARK, PORT23_FN1),
|
|
|
|
+ PINMUX_DATA(SCIFA5_SCK_PORT23_MARK, PORT23_FN3, MSEL5CR_13_0),
|
|
|
|
+ PINMUX_DATA(TPU0TO0_MARK, PORT23_FN4),
|
|
|
|
+ PINMUX_DATA(VIO_CKO_1_MARK, PORT23_FN5),
|
|
|
|
+ PINMUX_DATA(STP0_IPD2_MARK, PORT23_FN6),
|
|
|
|
+ PINMUX_DATA(LCD1_D7_MARK, PORT23_FN7),
|
|
|
|
+
|
|
|
|
+ /* Port24 */
|
|
|
|
+ PINMUX_DATA(VIO0_D15_PORT24_MARK, PORT24_FN1, MSEL5CR_27_0),
|
|
|
|
+ PINMUX_DATA(VIO1_D7_MARK, PORT24_FN5),
|
|
|
|
+ PINMUX_DATA(SCIFA6_SCK_MARK, PORT24_FN6),
|
|
|
|
+ PINMUX_DATA(SDHI2_CD_PORT24_MARK, PORT24_FN7, MSEL5CR_19_0),
|
|
|
|
+
|
|
|
|
+ /* Port25 */
|
|
|
|
+ PINMUX_DATA(VIO0_D14_PORT25_MARK, PORT25_FN1, MSEL5CR_27_0),
|
|
|
|
+ PINMUX_DATA(VIO1_D6_MARK, PORT25_FN5),
|
|
|
|
+ PINMUX_DATA(SCIFA6_RXD_MARK, PORT25_FN6),
|
|
|
|
+ PINMUX_DATA(SDHI2_WP_PORT25_MARK, PORT25_FN7, MSEL5CR_19_0),
|
|
|
|
+
|
|
|
|
+ /* Port26 */
|
|
|
|
+ PINMUX_DATA(VIO0_D13_PORT26_MARK, PORT26_FN1, MSEL5CR_27_0),
|
|
|
|
+ PINMUX_DATA(VIO1_D5_MARK, PORT26_FN5),
|
|
|
|
+ PINMUX_DATA(SCIFA6_TXD_MARK, PORT26_FN6),
|
|
|
|
+
|
|
|
|
+ /* Port27 - Port39 Function */
|
|
|
|
+ PINMUX_DATA(VIO0_D7_MARK, PORT27_FN1),
|
|
|
|
+ PINMUX_DATA(VIO0_D6_MARK, PORT28_FN1),
|
|
|
|
+ PINMUX_DATA(VIO0_D5_MARK, PORT29_FN1),
|
|
|
|
+ PINMUX_DATA(VIO0_D4_MARK, PORT30_FN1),
|
|
|
|
+ PINMUX_DATA(VIO0_D3_MARK, PORT31_FN1),
|
|
|
|
+ PINMUX_DATA(VIO0_D2_MARK, PORT32_FN1),
|
|
|
|
+ PINMUX_DATA(VIO0_D1_MARK, PORT33_FN1),
|
|
|
|
+ PINMUX_DATA(VIO0_D0_MARK, PORT34_FN1),
|
|
|
|
+ PINMUX_DATA(VIO0_CLK_MARK, PORT35_FN1),
|
|
|
|
+ PINMUX_DATA(VIO_CKO_MARK, PORT36_FN1),
|
|
|
|
+ PINMUX_DATA(VIO0_HD_MARK, PORT37_FN1),
|
|
|
|
+ PINMUX_DATA(VIO0_FIELD_MARK, PORT38_FN1),
|
|
|
|
+ PINMUX_DATA(VIO0_VD_MARK, PORT39_FN1),
|
|
|
|
+
|
|
|
|
+ /* Port38 IRQ */
|
|
|
|
+ PINMUX_DATA(IRQ25_MARK, PORT38_FN0),
|
|
|
|
+
|
|
|
|
+ /* Port40 */
|
|
|
|
+ PINMUX_DATA(LCD0_D18_PORT40_MARK, PORT40_FN4, MSEL5CR_6_0),
|
|
|
|
+ PINMUX_DATA(RSPI_CK_A_MARK, PORT40_FN6),
|
|
|
|
+ PINMUX_DATA(LCD1_LCLK_MARK, PORT40_FN7),
|
|
|
|
+
|
|
|
|
+ /* Port41 */
|
|
|
|
+ PINMUX_DATA(LCD0_D17_MARK, PORT41_FN1),
|
|
|
|
+ PINMUX_DATA(MSIOF2_SS1_MARK, PORT41_FN2),
|
|
|
|
+ PINMUX_DATA(IRQ31_PORT41_MARK, PORT41_FN0, MSEL1CR_31_1),
|
|
|
|
+
|
|
|
|
+ /* Port42 */
|
|
|
|
+ PINMUX_DATA(LCD0_D16_MARK, PORT42_FN1),
|
|
|
|
+ PINMUX_DATA(MSIOF2_MCK1_MARK, PORT42_FN2),
|
|
|
|
+ PINMUX_DATA(IRQ12_PORT42_MARK, PORT42_FN0, MSEL1CR_12_1),
|
|
|
|
+
|
|
|
|
+ /* Port43 */
|
|
|
|
+ PINMUX_DATA(LCD0_D15_MARK, PORT43_FN1),
|
|
|
|
+ PINMUX_DATA(MSIOF2_MCK0_MARK, PORT43_FN2),
|
|
|
|
+ PINMUX_DATA(KEYIN0_PORT43_MARK, PORT43_FN3, MSEL4CR_18_0),
|
|
|
|
+ PINMUX_DATA(DV_D15_MARK, PORT43_FN6),
|
|
|
|
+
|
|
|
|
+ /* Port44 */
|
|
|
|
+ PINMUX_DATA(LCD0_D14_MARK, PORT44_FN1),
|
|
|
|
+ PINMUX_DATA(MSIOF2_RSYNC_MARK, PORT44_FN2),
|
|
|
|
+ PINMUX_DATA(KEYIN1_PORT44_MARK, PORT44_FN3, MSEL4CR_18_0),
|
|
|
|
+ PINMUX_DATA(DV_D14_MARK, PORT44_FN6),
|