|
@@ -201,3 +201,145 @@ static struct intc_mask_reg intca_mask_registers[] __initdata = {
|
|
{ 0xe6940090, 0xe69400d0, 8, /* IMR4A / IMCR4A */
|
|
{ 0xe6940090, 0xe69400d0, 8, /* IMR4A / IMCR4A */
|
|
{ DDM, 0, 0, 0,
|
|
{ DDM, 0, 0, 0,
|
|
0, 0, 0, 0 } },
|
|
0, 0, 0, 0 } },
|
|
|
|
+ { 0xe6940094, 0xe69400d4, 8, /* IMR5A / IMCR5A */
|
|
|
|
+ { KEYSC_KEY, DMAC1_2_DADERR, DMAC1_2_DEI5, DMAC1_2_DEI4,
|
|
|
|
+ SCIFA3, SCIFA2, SCIFA1, SCIFA0 } },
|
|
|
|
+ { 0xe6940098, 0xe69400d8, 8, /* IMR6A / IMCR6A */
|
|
|
|
+ { SCIFB, SCIFA5, SCIFA4, MSIOF1,
|
|
|
|
+ 0, 0, MSIOF2, 0 } },
|
|
|
|
+ { 0xe694009c, 0xe69400dc, 8, /* IMR7A / IMCR7A */
|
|
|
|
+ { SDHI0_SDHI0I3, SDHI0_SDHI0I2, SDHI0_SDHI0I1, SDHI0_SDHI0I0,
|
|
|
|
+ FLCTL_FLTREQ1I, FLCTL_FLTREQ0I, FLCTL_FLTENDI, FLCTL_FLSTEI } },
|
|
|
|
+ { 0xe69400a0, 0xe69400e0, 8, /* IMR8A / IMCR8A */
|
|
|
|
+ { 0, SDHI1_SDHI1I2, SDHI1_SDHI1I1, SDHI1_SDHI1I0,
|
|
|
|
+ TTI20, USBHSDMAC0_USHDMI, 0, 0 } },
|
|
|
|
+ { 0xe69400a4, 0xe69400e4, 8, /* IMR9A / IMCR9A */
|
|
|
|
+ { CMT1_CMT13, CMT1_CMT12, CMT1_CMT11, CMT1_CMT10,
|
|
|
|
+ CMT2, 0, 0, _3DG_SGX540 } },
|
|
|
|
+ { 0xe69400a8, 0xe69400e8, 8, /* IMR10A / IMCR10A */
|
|
|
|
+ { 0, DMAC2_2_DADERR, DMAC2_2_DEI5, DMAC2_2_DEI4,
|
|
|
|
+ 0, 0, 0, 0 } },
|
|
|
|
+ { 0xe69400ac, 0xe69400ec, 8, /* IMR11A / IMCR11A */
|
|
|
|
+ { IIC1_DTEI1, IIC1_WAITI1, IIC1_TACKI1, IIC1_ALI1,
|
|
|
|
+ 0, 0, IRREM, 0 } },
|
|
|
|
+ { 0xe69400b0, 0xe69400f0, 8, /* IMR12A / IMCR12A */
|
|
|
|
+ { 0, 0, TPU0, 0,
|
|
|
|
+ 0, 0, 0, 0 } },
|
|
|
|
+ { 0xe69400b4, 0xe69400f4, 8, /* IMR13A / IMCR13A */
|
|
|
|
+ { SDHI2_SDHI2I3, SDHI2_SDHI2I2, SDHI2_SDHI2I1, SDHI2_SDHI2I0,
|
|
|
|
+ 0, CMT3, 0, RWDT0 } },
|
|
|
|
+ { 0xe6950080, 0xe69500c0, 8, /* IMR0A3 / IMCR0A3 */
|
|
|
|
+ { SHWYSTAT_RT, SHWYSTAT_HS, SHWYSTAT_COM, 0,
|
|
|
|
+ 0, 0, 0, 0 } },
|
|
|
|
+ { 0xe6950090, 0xe69500d0, 8, /* IMR4A3 / IMCR4A3 */
|
|
|
|
+ { 0, 0, 0, 0,
|
|
|
|
+ 0, 0, 0, HDMI } },
|
|
|
|
+ { 0xe6950094, 0xe69500d4, 8, /* IMR5A3 / IMCR5A3 */
|
|
|
|
+ { SPU2_SPU0, SPU2_SPU1, FSI, FMSI,
|
|
|
|
+ 0, 0, 0, MIPI_HSI } },
|
|
|
|
+ { 0xe6950098, 0xe69500d8, 8, /* IMR6A3 / IMCR6A3 */
|
|
|
|
+ { 0, IPMMU_IPMMUD, CEC_1, CEC_2,
|
|
|
|
+ AP_ARM_CTIIRQ, AP_ARM_DMAEXTERRIRQ,
|
|
|
|
+ AP_ARM_DMAIRQ, AP_ARM_DMASIRQ } },
|
|
|
|
+ { 0xe695009c, 0xe69500dc, 8, /* IMR7A3 / IMCR7A3 */
|
|
|
|
+ { MFIS2, CPORTR2S, CMT14, CMT15,
|
|
|
|
+ 0, 0, MMC_MMC_ERR, MMC_MMC_NOR } },
|
|
|
|
+ { 0xe69500a0, 0xe69500e0, 8, /* IMR8A3 / IMCR8A3 */
|
|
|
|
+ { IIC4_ALI4, IIC4_TACKI4, IIC4_WAITI4, IIC4_DTEI4,
|
|
|
|
+ IIC3_ALI3, IIC3_TACKI3, IIC3_WAITI3, IIC3_DTEI3 } },
|
|
|
|
+ { 0xe69500a4, 0xe69500e4, 8, /* IMR9A3 / IMCR9A3 */
|
|
|
|
+ { 0, 0, 0, 0,
|
|
|
|
+ USB0_USB0I1, USB0_USB0I0, USB1_USB1I1, USB1_USB1I0 } },
|
|
|
|
+ { 0xe69500a8, 0xe69500e8, 8, /* IMR10A3 / IMCR10A3 */
|
|
|
|
+ { USBHSDMAC1_USHDMI, 0, 0, 0,
|
|
|
|
+ 0, 0, 0, 0 } },
|
|
|
|
+};
|
|
|
|
+
|
|
|
|
+static struct intc_prio_reg intca_prio_registers[] __initdata = {
|
|
|
|
+ { 0xe6940000, 0, 16, 4, /* IPRAA */ { DMAC3_1, DMAC3_2, CMT2, 0 } },
|
|
|
|
+ { 0xe6940004, 0, 16, 4, /* IPRBA */ { IRDA, 0, BBIF1, BBIF2 } },
|
|
|
|
+ { 0xe6940008, 0, 16, 4, /* IPRCA */ { 0, CRYPT_STD,
|
|
|
|
+ CMT1_CMT11, AP_ARM1 } },
|
|
|
|
+ { 0xe694000c, 0, 16, 4, /* IPRDA */ { 0, 0,
|
|
|
|
+ CMT1_CMT12, 0 } },
|
|
|
|
+ { 0xe6940010, 0, 16, 4, /* IPREA */ { DMAC1_1, MFI_MFIS,
|
|
|
|
+ MFI_MFIM, 0 } },
|
|
|
|
+ { 0xe6940014, 0, 16, 4, /* IPRFA */ { KEYSC_KEY, DMAC1_2,
|
|
|
|
+ _3DG_SGX540, CMT1_CMT10 } },
|
|
|
|
+ { 0xe6940018, 0, 16, 4, /* IPRGA */ { SCIFA0, SCIFA1,
|
|
|
|
+ SCIFA2, SCIFA3 } },
|
|
|
|
+ { 0xe694001c, 0, 16, 4, /* IPRGH */ { MSIOF2, USBHSDMAC0_USHDMI,
|
|
|
|
+ FLCTL, SDHI0 } },
|
|
|
|
+ { 0xe6940020, 0, 16, 4, /* IPRIA */ { MSIOF1, SCIFA4,
|
|
|
|
+ 0/* MSU */, IIC1 } },
|
|
|
|
+ { 0xe6940024, 0, 16, 4, /* IPRJA */ { DMAC2_1, DMAC2_2,
|
|
|
|
+ 0/* MSUG */, TTI20 } },
|
|
|
|
+ { 0xe6940028, 0, 16, 4, /* IPRKA */ { 0, CMT1_CMT13, IRREM, SDHI1 } },
|
|
|
|
+ { 0xe694002c, 0, 16, 4, /* IPRLA */ { TPU0, 0, 0, 0 } },
|
|
|
|
+ { 0xe6940030, 0, 16, 4, /* IPRMA */ { 0, CMT3, 0, RWDT0 } },
|
|
|
|
+ { 0xe6940034, 0, 16, 4, /* IPRNA */ { SCIFB, SCIFA5, 0, DDM } },
|
|
|
|
+ { 0xe6940038, 0, 16, 4, /* IPROA */ { 0, 0, DIRC, SDHI2 } },
|
|
|
|
+ { 0xe6950000, 0, 16, 4, /* IPRAA3 */ { SHWYSTAT, 0, 0, 0 } },
|
|
|
|
+ { 0xe6950024, 0, 16, 4, /* IPRJA3 */ { 0, 0, 0, HDMI } },
|
|
|
|
+ { 0xe6950028, 0, 16, 4, /* IPRKA3 */ { SPU2, 0, FSI, FMSI } },
|
|
|
|
+ { 0xe695002c, 0, 16, 4, /* IPRLA3 */ { 0, 0, 0, MIPI_HSI } },
|
|
|
|
+ { 0xe6950030, 0, 16, 4, /* IPRMA3 */ { IPMMU_IPMMUD, 0,
|
|
|
|
+ CEC_1, CEC_2 } },
|
|
|
|
+ { 0xe6950034, 0, 16, 4, /* IPRNA3 */ { AP_ARM2, 0, 0, 0 } },
|
|
|
|
+ { 0xe6950038, 0, 16, 4, /* IPROA3 */ { MFIS2, CPORTR2S,
|
|
|
|
+ CMT14, CMT15 } },
|
|
|
|
+ { 0xe695003c, 0, 16, 4, /* IPRPA3 */ { 0, 0,
|
|
|
|
+ MMC_MMC_ERR, MMC_MMC_NOR } },
|
|
|
|
+ { 0xe6950040, 0, 16, 4, /* IPRQA3 */ { IIC4_ALI4, IIC4_TACKI4,
|
|
|
|
+ IIC4_WAITI4, IIC4_DTEI4 } },
|
|
|
|
+ { 0xe6950044, 0, 16, 4, /* IPRRA3 */ { IIC3_ALI3, IIC3_TACKI3,
|
|
|
|
+ IIC3_WAITI3, IIC3_DTEI3 } },
|
|
|
|
+ { 0xe6950048, 0, 16, 4, /* IPRSA3 */ { 0/*ERI*/, 0/*RXI*/,
|
|
|
|
+ 0/*TXI*/, 0/*TEI*/} },
|
|
|
|
+ { 0xe695004c, 0, 16, 4, /* IPRTA3 */ { USB0_USB0I1, USB0_USB0I0,
|
|
|
|
+ USB1_USB1I1, USB1_USB1I0 } },
|
|
|
|
+ { 0xe6950050, 0, 16, 4, /* IPRUA3 */ { USBHSDMAC1_USHDMI, 0, 0, 0 } },
|
|
|
|
+};
|
|
|
|
+
|
|
|
|
+static DECLARE_INTC_DESC(intca_desc, "sh7372-intca",
|
|
|
|
+ intca_vectors, intca_groups,
|
|
|
|
+ intca_mask_registers, intca_prio_registers,
|
|
|
|
+ NULL);
|
|
|
|
+
|
|
|
|
+INTC_IRQ_PINS_16(intca_irq_pins_lo, 0xe6900000,
|
|
|
|
+ INTC_VECT, "sh7372-intca-irq-lo");
|
|
|
|
+
|
|
|
|
+INTC_IRQ_PINS_16H(intca_irq_pins_hi, 0xe6900000,
|
|
|
|
+ INTC_VECT, "sh7372-intca-irq-hi");
|
|
|
|
+
|
|
|
|
+enum {
|
|
|
|
+ UNUSED_INTCS = 0,
|
|
|
|
+ ENABLED_INTCS,
|
|
|
|
+
|
|
|
|
+ /* interrupt sources INTCS */
|
|
|
|
+
|
|
|
|
+ /* IRQ0S - IRQ31S */
|
|
|
|
+ VEU_VEU0, VEU_VEU1, VEU_VEU2, VEU_VEU3,
|
|
|
|
+ RTDMAC_1_DEI0, RTDMAC_1_DEI1, RTDMAC_1_DEI2, RTDMAC_1_DEI3,
|
|
|
|
+ CEU, BEU_BEU0, BEU_BEU1, BEU_BEU2,
|
|
|
|
+ /* MFI */
|
|
|
|
+ /* BBIF2 */
|
|
|
|
+ VPU,
|
|
|
|
+ TSIF1,
|
|
|
|
+ /* 3DG */
|
|
|
|
+ _2DDMAC,
|
|
|
|
+ IIC2_ALI2, IIC2_TACKI2, IIC2_WAITI2, IIC2_DTEI2,
|
|
|
|
+ IPMMU_IPMMUR, IPMMU_IPMMUR2,
|
|
|
|
+ RTDMAC_2_DEI4, RTDMAC_2_DEI5, RTDMAC_2_DADERR,
|
|
|
|
+ /* KEYSC */
|
|
|
|
+ /* TTI20 */
|
|
|
|
+ MSIOF,
|
|
|
|
+ IIC0_ALI0, IIC0_TACKI0, IIC0_WAITI0, IIC0_DTEI0,
|
|
|
|
+ TMU_TUNI0, TMU_TUNI1, TMU_TUNI2,
|
|
|
|
+ CMT0,
|
|
|
|
+ TSIF0,
|
|
|
|
+ /* CMT2 */
|
|
|
|
+ LMB,
|
|
|
|
+ CTI,
|
|
|
|
+ /* RWDT0 */
|
|
|
|
+ ICB,
|