|
@@ -211,3 +211,92 @@
|
|
|
#define bfin_read_MXVR_APTB_START_ADDR() bfin_read32(MXVR_APTB_START_ADDR)
|
|
|
#define bfin_write_MXVR_APTB_START_ADDR(val) bfin_write32(MXVR_APTB_START_ADDR)
|
|
|
#define bfin_read_MXVR_APTB_CURR_ADDR() bfin_read32(MXVR_APTB_CURR_ADDR)
|
|
|
+#define bfin_write_MXVR_APTB_CURR_ADDR(val) bfin_write32(MXVR_APTB_CURR_ADDR)
|
|
|
+
|
|
|
+/* MXVR Control Message Registers */
|
|
|
+
|
|
|
+#define bfin_read_MXVR_CM_CTL() bfin_read32(MXVR_CM_CTL)
|
|
|
+#define bfin_write_MXVR_CM_CTL(val) bfin_write32(MXVR_CM_CTL, val)
|
|
|
+#define bfin_read_MXVR_CMRB_START_ADDR() bfin_read32(MXVR_CMRB_START_ADDR)
|
|
|
+#define bfin_write_MXVR_CMRB_START_ADDR(val) bfin_write32(MXVR_CMRB_START_ADDR)
|
|
|
+#define bfin_read_MXVR_CMRB_CURR_ADDR() bfin_read32(MXVR_CMRB_CURR_ADDR)
|
|
|
+#define bfin_write_MXVR_CMRB_CURR_ADDR(val) bfin_write32(MXVR_CMRB_CURR_ADDR)
|
|
|
+#define bfin_read_MXVR_CMTB_START_ADDR() bfin_read32(MXVR_CMTB_START_ADDR)
|
|
|
+#define bfin_write_MXVR_CMTB_START_ADDR(val) bfin_write32(MXVR_CMTB_START_ADDR)
|
|
|
+#define bfin_read_MXVR_CMTB_CURR_ADDR() bfin_read32(MXVR_CMTB_CURR_ADDR)
|
|
|
+#define bfin_write_MXVR_CMTB_CURR_ADDR(val) bfin_write32(MXVR_CMTB_CURR_ADDR)
|
|
|
+
|
|
|
+/* MXVR Remote Read Registers */
|
|
|
+
|
|
|
+#define bfin_read_MXVR_RRDB_START_ADDR() bfin_read32(MXVR_RRDB_START_ADDR)
|
|
|
+#define bfin_write_MXVR_RRDB_START_ADDR(val) bfin_write32(MXVR_RRDB_START_ADDR)
|
|
|
+#define bfin_read_MXVR_RRDB_CURR_ADDR() bfin_read32(MXVR_RRDB_CURR_ADDR)
|
|
|
+#define bfin_write_MXVR_RRDB_CURR_ADDR(val) bfin_write32(MXVR_RRDB_CURR_ADDR)
|
|
|
+
|
|
|
+/* MXVR Pattern Data Registers */
|
|
|
+
|
|
|
+#define bfin_read_MXVR_PAT_DATA_0() bfin_read32(MXVR_PAT_DATA_0)
|
|
|
+#define bfin_write_MXVR_PAT_DATA_0(val) bfin_write32(MXVR_PAT_DATA_0, val)
|
|
|
+#define bfin_read_MXVR_PAT_EN_0() bfin_read32(MXVR_PAT_EN_0)
|
|
|
+#define bfin_write_MXVR_PAT_EN_0(val) bfin_write32(MXVR_PAT_EN_0, val)
|
|
|
+#define bfin_read_MXVR_PAT_DATA_1() bfin_read32(MXVR_PAT_DATA_1)
|
|
|
+#define bfin_write_MXVR_PAT_DATA_1(val) bfin_write32(MXVR_PAT_DATA_1, val)
|
|
|
+#define bfin_read_MXVR_PAT_EN_1() bfin_read32(MXVR_PAT_EN_1)
|
|
|
+#define bfin_write_MXVR_PAT_EN_1(val) bfin_write32(MXVR_PAT_EN_1, val)
|
|
|
+
|
|
|
+/* MXVR Frame Counter Registers */
|
|
|
+
|
|
|
+#define bfin_read_MXVR_FRAME_CNT_0() bfin_read16(MXVR_FRAME_CNT_0)
|
|
|
+#define bfin_write_MXVR_FRAME_CNT_0(val) bfin_write16(MXVR_FRAME_CNT_0, val)
|
|
|
+#define bfin_read_MXVR_FRAME_CNT_1() bfin_read16(MXVR_FRAME_CNT_1)
|
|
|
+#define bfin_write_MXVR_FRAME_CNT_1(val) bfin_write16(MXVR_FRAME_CNT_1, val)
|
|
|
+
|
|
|
+/* MXVR Routing Table Registers */
|
|
|
+
|
|
|
+#define bfin_read_MXVR_ROUTING_0() bfin_read32(MXVR_ROUTING_0)
|
|
|
+#define bfin_write_MXVR_ROUTING_0(val) bfin_write32(MXVR_ROUTING_0, val)
|
|
|
+#define bfin_read_MXVR_ROUTING_1() bfin_read32(MXVR_ROUTING_1)
|
|
|
+#define bfin_write_MXVR_ROUTING_1(val) bfin_write32(MXVR_ROUTING_1, val)
|
|
|
+#define bfin_read_MXVR_ROUTING_2() bfin_read32(MXVR_ROUTING_2)
|
|
|
+#define bfin_write_MXVR_ROUTING_2(val) bfin_write32(MXVR_ROUTING_2, val)
|
|
|
+#define bfin_read_MXVR_ROUTING_3() bfin_read32(MXVR_ROUTING_3)
|
|
|
+#define bfin_write_MXVR_ROUTING_3(val) bfin_write32(MXVR_ROUTING_3, val)
|
|
|
+#define bfin_read_MXVR_ROUTING_4() bfin_read32(MXVR_ROUTING_4)
|
|
|
+#define bfin_write_MXVR_ROUTING_4(val) bfin_write32(MXVR_ROUTING_4, val)
|
|
|
+#define bfin_read_MXVR_ROUTING_5() bfin_read32(MXVR_ROUTING_5)
|
|
|
+#define bfin_write_MXVR_ROUTING_5(val) bfin_write32(MXVR_ROUTING_5, val)
|
|
|
+#define bfin_read_MXVR_ROUTING_6() bfin_read32(MXVR_ROUTING_6)
|
|
|
+#define bfin_write_MXVR_ROUTING_6(val) bfin_write32(MXVR_ROUTING_6, val)
|
|
|
+#define bfin_read_MXVR_ROUTING_7() bfin_read32(MXVR_ROUTING_7)
|
|
|
+#define bfin_write_MXVR_ROUTING_7(val) bfin_write32(MXVR_ROUTING_7, val)
|
|
|
+#define bfin_read_MXVR_ROUTING_8() bfin_read32(MXVR_ROUTING_8)
|
|
|
+#define bfin_write_MXVR_ROUTING_8(val) bfin_write32(MXVR_ROUTING_8, val)
|
|
|
+#define bfin_read_MXVR_ROUTING_9() bfin_read32(MXVR_ROUTING_9)
|
|
|
+#define bfin_write_MXVR_ROUTING_9(val) bfin_write32(MXVR_ROUTING_9, val)
|
|
|
+#define bfin_read_MXVR_ROUTING_10() bfin_read32(MXVR_ROUTING_10)
|
|
|
+#define bfin_write_MXVR_ROUTING_10(val) bfin_write32(MXVR_ROUTING_10, val)
|
|
|
+#define bfin_read_MXVR_ROUTING_11() bfin_read32(MXVR_ROUTING_11)
|
|
|
+#define bfin_write_MXVR_ROUTING_11(val) bfin_write32(MXVR_ROUTING_11, val)
|
|
|
+#define bfin_read_MXVR_ROUTING_12() bfin_read32(MXVR_ROUTING_12)
|
|
|
+#define bfin_write_MXVR_ROUTING_12(val) bfin_write32(MXVR_ROUTING_12, val)
|
|
|
+#define bfin_read_MXVR_ROUTING_13() bfin_read32(MXVR_ROUTING_13)
|
|
|
+#define bfin_write_MXVR_ROUTING_13(val) bfin_write32(MXVR_ROUTING_13, val)
|
|
|
+#define bfin_read_MXVR_ROUTING_14() bfin_read32(MXVR_ROUTING_14)
|
|
|
+#define bfin_write_MXVR_ROUTING_14(val) bfin_write32(MXVR_ROUTING_14, val)
|
|
|
+
|
|
|
+/* MXVR Counter-Clock-Control Registers */
|
|
|
+
|
|
|
+#define bfin_read_MXVR_BLOCK_CNT() bfin_read16(MXVR_BLOCK_CNT)
|
|
|
+#define bfin_write_MXVR_BLOCK_CNT(val) bfin_write16(MXVR_BLOCK_CNT, val)
|
|
|
+#define bfin_read_MXVR_CLK_CTL() bfin_read32(MXVR_CLK_CTL)
|
|
|
+#define bfin_write_MXVR_CLK_CTL(val) bfin_write32(MXVR_CLK_CTL, val)
|
|
|
+#define bfin_read_MXVR_CDRPLL_CTL() bfin_read32(MXVR_CDRPLL_CTL)
|
|
|
+#define bfin_write_MXVR_CDRPLL_CTL(val) bfin_write32(MXVR_CDRPLL_CTL, val)
|
|
|
+#define bfin_read_MXVR_FMPLL_CTL() bfin_read32(MXVR_FMPLL_CTL)
|
|
|
+#define bfin_write_MXVR_FMPLL_CTL(val) bfin_write32(MXVR_FMPLL_CTL, val)
|
|
|
+#define bfin_read_MXVR_PIN_CTL() bfin_read16(MXVR_PIN_CTL)
|
|
|
+#define bfin_write_MXVR_PIN_CTL(val) bfin_write16(MXVR_PIN_CTL, val)
|
|
|
+#define bfin_read_MXVR_SCLK_CNT() bfin_read16(MXVR_SCLK_CNT)
|
|
|
+#define bfin_write_MXVR_SCLK_CNT(val) bfin_write16(MXVR_SCLK_CNT, val)
|
|
|
+
|
|
|
+#endif /* _CDEF_BF549_H */
|