|
|
@@ -1082,3 +1082,119 @@
|
|
|
#define ERR_DET 0x4000 /* Error Detected Indicator */
|
|
|
#define ERR_NCOR 0x8000 /* Error Not Corrected Indicator */
|
|
|
|
|
|
+
|
|
|
+/* ******************* PIN CONTROL REGISTER MASKS ************************/
|
|
|
+/* PORT_MUX Masks */
|
|
|
+#define PJSE 0x0001 /* Port J SPI/SPORT Enable */
|
|
|
+#define PJSE_SPORT 0x0000 /* Enable TFS0/DT0PRI */
|
|
|
+#define PJSE_SPI 0x0001 /* Enable SPI_SSEL3:2 */
|
|
|
+
|
|
|
+#define PJCE(x) (((x)&0x3)<<1) /* Port J CAN/SPI/SPORT Enable */
|
|
|
+#define PJCE_SPORT 0x0000 /* Enable DR0SEC/DT0SEC */
|
|
|
+#define PJCE_CAN 0x0002 /* Enable CAN RX/TX */
|
|
|
+#define PJCE_SPI 0x0004 /* Enable SPI_SSEL7 */
|
|
|
+
|
|
|
+#define PFDE 0x0008 /* Port F DMA Request Enable */
|
|
|
+#define PFDE_UART 0x0000 /* Enable UART0 RX/TX */
|
|
|
+#define PFDE_DMA 0x0008 /* Enable DMAR1:0 */
|
|
|
+
|
|
|
+#define PFTE 0x0010 /* Port F Timer Enable */
|
|
|
+#define PFTE_UART 0x0000 /* Enable UART1 RX/TX */
|
|
|
+#define PFTE_TIMER 0x0010 /* Enable TMR7:6 */
|
|
|
+
|
|
|
+#define PFS6E 0x0020 /* Port F SPI SSEL 6 Enable */
|
|
|
+#define PFS6E_TIMER 0x0000 /* Enable TMR5 */
|
|
|
+#define PFS6E_SPI 0x0020 /* Enable SPI_SSEL6 */
|
|
|
+
|
|
|
+#define PFS5E 0x0040 /* Port F SPI SSEL 5 Enable */
|
|
|
+#define PFS5E_TIMER 0x0000 /* Enable TMR4 */
|
|
|
+#define PFS5E_SPI 0x0040 /* Enable SPI_SSEL5 */
|
|
|
+
|
|
|
+#define PFS4E 0x0080 /* Port F SPI SSEL 4 Enable */
|
|
|
+#define PFS4E_TIMER 0x0000 /* Enable TMR3 */
|
|
|
+#define PFS4E_SPI 0x0080 /* Enable SPI_SSEL4 */
|
|
|
+
|
|
|
+#define PFFE 0x0100 /* Port F PPI Frame Sync Enable */
|
|
|
+#define PFFE_TIMER 0x0000 /* Enable TMR2 */
|
|
|
+#define PFFE_PPI 0x0100 /* Enable PPI FS3 */
|
|
|
+
|
|
|
+#define PGSE 0x0200 /* Port G SPORT1 Secondary Enable */
|
|
|
+#define PGSE_PPI 0x0000 /* Enable PPI D9:8 */
|
|
|
+#define PGSE_SPORT 0x0200 /* Enable DR1SEC/DT1SEC */
|
|
|
+
|
|
|
+#define PGRE 0x0400 /* Port G SPORT1 Receive Enable */
|
|
|
+#define PGRE_PPI 0x0000 /* Enable PPI D12:10 */
|
|
|
+#define PGRE_SPORT 0x0400 /* Enable DR1PRI/RFS1/RSCLK1 */
|
|
|
+
|
|
|
+#define PGTE 0x0800 /* Port G SPORT1 Transmit Enable */
|
|
|
+#define PGTE_PPI 0x0000 /* Enable PPI D15:13 */
|
|
|
+#define PGTE_SPORT 0x0800 /* Enable DT1PRI/TFS1/TSCLK1 */
|
|
|
+
|
|
|
+/* entry addresses of the user-callable Boot ROM functions */
|
|
|
+
|
|
|
+#define _BOOTROM_RESET 0xEF000000
|
|
|
+#define _BOOTROM_FINAL_INIT 0xEF000002
|
|
|
+#define _BOOTROM_DO_MEMORY_DMA 0xEF000006
|
|
|
+#define _BOOTROM_BOOT_DXE_FLASH 0xEF000008
|
|
|
+#define _BOOTROM_BOOT_DXE_SPI 0xEF00000A
|
|
|
+#define _BOOTROM_BOOT_DXE_TWI 0xEF00000C
|
|
|
+#define _BOOTROM_GET_DXE_ADDRESS_FLASH 0xEF000010
|
|
|
+#define _BOOTROM_GET_DXE_ADDRESS_SPI 0xEF000012
|
|
|
+#define _BOOTROM_GET_DXE_ADDRESS_TWI 0xEF000014
|
|
|
+
|
|
|
+/* Alternate Deprecated Macros Provided For Backwards Code Compatibility */
|
|
|
+#define PGDE_UART PFDE_UART
|
|
|
+#define PGDE_DMA PFDE_DMA
|
|
|
+#define CKELOW SCKELOW
|
|
|
+
|
|
|
+/* HOST Port Registers */
|
|
|
+
|
|
|
+#define HOST_CONTROL 0xffc03400 /* HOST Control Register */
|
|
|
+#define HOST_STATUS 0xffc03404 /* HOST Status Register */
|
|
|
+#define HOST_TIMEOUT 0xffc03408 /* HOST Acknowledge Mode Timeout Register */
|
|
|
+
|
|
|
+/* Counter Registers */
|
|
|
+
|
|
|
+#define CNT_CONFIG 0xffc03500 /* Configuration Register */
|
|
|
+#define CNT_IMASK 0xffc03504 /* Interrupt Mask Register */
|
|
|
+#define CNT_STATUS 0xffc03508 /* Status Register */
|
|
|
+#define CNT_COMMAND 0xffc0350c /* Command Register */
|
|
|
+#define CNT_DEBOUNCE 0xffc03510 /* Debounce Register */
|
|
|
+#define CNT_COUNTER 0xffc03514 /* Counter Register */
|
|
|
+#define CNT_MAX 0xffc03518 /* Maximal Count Register */
|
|
|
+#define CNT_MIN 0xffc0351c /* Minimal Count Register */
|
|
|
+
|
|
|
+/* OTP/FUSE Registers */
|
|
|
+
|
|
|
+#define OTP_CONTROL 0xffc03600 /* OTP/Fuse Control Register */
|
|
|
+#define OTP_BEN 0xffc03604 /* OTP/Fuse Byte Enable */
|
|
|
+#define OTP_STATUS 0xffc03608 /* OTP/Fuse Status */
|
|
|
+#define OTP_TIMING 0xffc0360c /* OTP/Fuse Access Timing */
|
|
|
+
|
|
|
+/* Security Registers */
|
|
|
+
|
|
|
+#define SECURE_SYSSWT 0xffc03620 /* Secure System Switches */
|
|
|
+#define SECURE_CONTROL 0xffc03624 /* Secure Control */
|
|
|
+#define SECURE_STATUS 0xffc03628 /* Secure Status */
|
|
|
+
|
|
|
+/* OTP Read/Write Data Buffer Registers */
|
|
|
+
|
|
|
+#define OTP_DATA0 0xffc03680 /* OTP/Fuse Data (OTP_DATA0-3) accesses the fuse read write buffer */
|
|
|
+#define OTP_DATA1 0xffc03684 /* OTP/Fuse Data (OTP_DATA0-3) accesses the fuse read write buffer */
|
|
|
+#define OTP_DATA2 0xffc03688 /* OTP/Fuse Data (OTP_DATA0-3) accesses the fuse read write buffer */
|
|
|
+#define OTP_DATA3 0xffc0368c /* OTP/Fuse Data (OTP_DATA0-3) accesses the fuse read write buffer */
|
|
|
+
|
|
|
+/* Motor Control PWM Registers */
|
|
|
+
|
|
|
+#define PWM_CTRL 0xffc03700 /* PWM Control Register */
|
|
|
+#define PWM_STAT 0xffc03704 /* PWM Status Register */
|
|
|
+#define PWM_TM 0xffc03708 /* PWM Period Register */
|
|
|
+#define PWM_DT 0xffc0370c /* PWM Dead Time Register */
|
|
|
+#define PWM_GATE 0xffc03710 /* PWM Chopping Control */
|
|
|
+#define PWM_CHA 0xffc03714 /* PWM Channel A Duty Control */
|
|
|
+#define PWM_CHB 0xffc03718 /* PWM Channel B Duty Control */
|
|
|
+#define PWM_CHC 0xffc0371c /* PWM Channel C Duty Control */
|
|
|
+#define PWM_SEG 0xffc03720 /* PWM Crossover and Output Enable */
|
|
|
+#define PWM_SYNCWT 0xffc03724 /* PWM Sync Pluse Width Control */
|
|
|
+#define PWM_CHAL 0xffc03728 /* PWM Channel AL Duty Control (SR mode only) */
|
|
|
+#define PWM_CHBL 0xffc0372c /* PWM Channel BL Duty Control (SR mode only) */
|
