|
@@ -287,3 +287,85 @@ static const struct clksel_rate dsp_fck_core_rates[] = {
|
|
|
{ .div = 0 }
|
|
|
};
|
|
|
|
|
|
+static const struct clksel dsp_fck_clksel[] = {
|
|
|
+ { .parent = &core_ck, .rates = dsp_fck_core_rates },
|
|
|
+ { .parent = NULL },
|
|
|
+};
|
|
|
+
|
|
|
+static const char *dsp_fck_parent_names[] = {
|
|
|
+ "core_ck",
|
|
|
+};
|
|
|
+
|
|
|
+static const struct clk_ops dsp_fck_ops = {
|
|
|
+ .init = &omap2_init_clk_clkdm,
|
|
|
+ .enable = &omap2_dflt_clk_enable,
|
|
|
+ .disable = &omap2_dflt_clk_disable,
|
|
|
+ .is_enabled = &omap2_dflt_clk_is_enabled,
|
|
|
+ .recalc_rate = &omap2_clksel_recalc,
|
|
|
+ .set_rate = &omap2_clksel_set_rate,
|
|
|
+ .round_rate = &omap2_clksel_round_rate,
|
|
|
+};
|
|
|
+
|
|
|
+DEFINE_CLK_OMAP_MUX_GATE(dsp_fck, "dsp_clkdm", dsp_fck_clksel,
|
|
|
+ OMAP_CM_REGADDR(OMAP24XX_DSP_MOD, CM_CLKSEL),
|
|
|
+ OMAP24XX_CLKSEL_DSP_MASK,
|
|
|
+ OMAP_CM_REGADDR(OMAP24XX_DSP_MOD, CM_FCLKEN),
|
|
|
+ OMAP24XX_CM_FCLKEN_DSP_EN_DSP_SHIFT, &clkhwops_wait,
|
|
|
+ dsp_fck_parent_names, dsp_fck_ops);
|
|
|
+
|
|
|
+static const struct clksel dsp_ick_clksel[] = {
|
|
|
+ { .parent = &dsp_fck, .rates = dsp_ick_rates },
|
|
|
+ { .parent = NULL },
|
|
|
+};
|
|
|
+
|
|
|
+static const char *dsp_ick_parent_names[] = {
|
|
|
+ "dsp_fck",
|
|
|
+};
|
|
|
+
|
|
|
+DEFINE_CLK_OMAP_MUX_GATE(dsp_ick, "dsp_clkdm", dsp_ick_clksel,
|
|
|
+ OMAP_CM_REGADDR(OMAP24XX_DSP_MOD, CM_CLKSEL),
|
|
|
+ OMAP24XX_CLKSEL_DSP_IF_MASK,
|
|
|
+ OMAP_CM_REGADDR(OMAP24XX_DSP_MOD, CM_ICLKEN),
|
|
|
+ OMAP2420_EN_DSP_IPI_SHIFT, &clkhwops_iclk_wait,
|
|
|
+ dsp_ick_parent_names, dsp_fck_ops);
|
|
|
+
|
|
|
+static const struct clksel_rate dss1_fck_sys_rates[] = {
|
|
|
+ { .div = 1, .val = 0, .flags = RATE_IN_24XX },
|
|
|
+ { .div = 0 }
|
|
|
+};
|
|
|
+
|
|
|
+static const struct clksel_rate dss1_fck_core_rates[] = {
|
|
|
+ { .div = 1, .val = 1, .flags = RATE_IN_24XX },
|
|
|
+ { .div = 2, .val = 2, .flags = RATE_IN_24XX },
|
|
|
+ { .div = 3, .val = 3, .flags = RATE_IN_24XX },
|
|
|
+ { .div = 4, .val = 4, .flags = RATE_IN_24XX },
|
|
|
+ { .div = 5, .val = 5, .flags = RATE_IN_24XX },
|
|
|
+ { .div = 6, .val = 6, .flags = RATE_IN_24XX },
|
|
|
+ { .div = 8, .val = 8, .flags = RATE_IN_24XX },
|
|
|
+ { .div = 9, .val = 9, .flags = RATE_IN_24XX },
|
|
|
+ { .div = 12, .val = 12, .flags = RATE_IN_24XX },
|
|
|
+ { .div = 16, .val = 16, .flags = RATE_IN_24XX },
|
|
|
+ { .div = 0 }
|
|
|
+};
|
|
|
+
|
|
|
+static const struct clksel dss1_fck_clksel[] = {
|
|
|
+ { .parent = &sys_ck, .rates = dss1_fck_sys_rates },
|
|
|
+ { .parent = &core_ck, .rates = dss1_fck_core_rates },
|
|
|
+ { .parent = NULL },
|
|
|
+};
|
|
|
+
|
|
|
+static const char *dss1_fck_parent_names[] = {
|
|
|
+ "sys_ck", "core_ck",
|
|
|
+};
|
|
|
+
|
|
|
+static struct clk dss1_fck;
|
|
|
+
|
|
|
+static const struct clk_ops dss1_fck_ops = {
|
|
|
+ .init = &omap2_init_clk_clkdm,
|
|
|
+ .enable = &omap2_dflt_clk_enable,
|
|
|
+ .disable = &omap2_dflt_clk_disable,
|
|
|
+ .is_enabled = &omap2_dflt_clk_is_enabled,
|
|
|
+ .recalc_rate = &omap2_clksel_recalc,
|
|
|
+ .get_parent = &omap2_clksel_find_parent_index,
|
|
|
+ .set_parent = &omap2_clksel_set_parent,
|
|
|
+};
|