|
@@ -163,3 +163,71 @@
|
|
|
#define EXYNOS4_IRQ_SYSMMU_FIMC_DRC_0 COMBINER_IRQ(16, 3)
|
|
|
#define EXYNOS4_IRQ_SYSMMU_FIMC_FD_0 COMBINER_IRQ(16, 4)
|
|
|
#define EXYNOS4_IRQ_SYSMMU_FIMC_CX_0 COMBINER_IRQ(16, 5)
|
|
|
+
|
|
|
+#define EXYNOS4_IRQ_FIMD0_FIFO COMBINER_IRQ(11, 0)
|
|
|
+#define EXYNOS4_IRQ_FIMD0_VSYNC COMBINER_IRQ(11, 1)
|
|
|
+#define EXYNOS4_IRQ_FIMD0_SYSTEM COMBINER_IRQ(11, 2)
|
|
|
+
|
|
|
+#define EXYNOS4_MAX_COMBINER_NR 16
|
|
|
+
|
|
|
+#define EXYNOS4_IRQ_GPIO1_NR_GROUPS 16
|
|
|
+#define EXYNOS4_IRQ_GPIO2_NR_GROUPS 9
|
|
|
+
|
|
|
+/*
|
|
|
+ * For Compatibility:
|
|
|
+ * the default is for EXYNOS4, and
|
|
|
+ * for exynos5, should be re-mapped at function
|
|
|
+ */
|
|
|
+
|
|
|
+#define IRQ_TIMER0_VIC EXYNOS4_IRQ_TIMER0_VIC
|
|
|
+#define IRQ_TIMER1_VIC EXYNOS4_IRQ_TIMER1_VIC
|
|
|
+#define IRQ_TIMER2_VIC EXYNOS4_IRQ_TIMER2_VIC
|
|
|
+#define IRQ_TIMER3_VIC EXYNOS4_IRQ_TIMER3_VIC
|
|
|
+#define IRQ_TIMER4_VIC EXYNOS4_IRQ_TIMER4_VIC
|
|
|
+
|
|
|
+#define IRQ_WDT EXYNOS4_IRQ_WDT
|
|
|
+#define IRQ_RTC_ALARM EXYNOS4_IRQ_RTC_ALARM
|
|
|
+#define IRQ_RTC_TIC EXYNOS4_IRQ_RTC_TIC
|
|
|
+#define IRQ_GPIO_XB EXYNOS4_IRQ_GPIO_XB
|
|
|
+#define IRQ_GPIO_XA EXYNOS4_IRQ_GPIO_XA
|
|
|
+
|
|
|
+#define IRQ_IIC EXYNOS4_IRQ_IIC
|
|
|
+#define IRQ_IIC1 EXYNOS4_IRQ_IIC1
|
|
|
+#define IRQ_IIC3 EXYNOS4_IRQ_IIC3
|
|
|
+#define IRQ_IIC5 EXYNOS4_IRQ_IIC5
|
|
|
+#define IRQ_IIC6 EXYNOS4_IRQ_IIC6
|
|
|
+#define IRQ_IIC7 EXYNOS4_IRQ_IIC7
|
|
|
+
|
|
|
+#define IRQ_SPI0 EXYNOS4_IRQ_SPI0
|
|
|
+#define IRQ_SPI1 EXYNOS4_IRQ_SPI1
|
|
|
+#define IRQ_SPI2 EXYNOS4_IRQ_SPI2
|
|
|
+
|
|
|
+#define IRQ_USB_HOST EXYNOS4_IRQ_USB_HOST
|
|
|
+#define IRQ_OTG EXYNOS4_IRQ_USB_HSOTG
|
|
|
+
|
|
|
+#define IRQ_HSMMC0 EXYNOS4_IRQ_HSMMC0
|
|
|
+#define IRQ_HSMMC1 EXYNOS4_IRQ_HSMMC1
|
|
|
+#define IRQ_HSMMC2 EXYNOS4_IRQ_HSMMC2
|
|
|
+#define IRQ_HSMMC3 EXYNOS4_IRQ_HSMMC3
|
|
|
+
|
|
|
+#define IRQ_MIPI_CSIS0 EXYNOS4_IRQ_MIPI_CSIS0
|
|
|
+
|
|
|
+#define IRQ_ONENAND_AUDI EXYNOS4_IRQ_ONENAND_AUDI
|
|
|
+
|
|
|
+#define IRQ_FIMC0 EXYNOS4_IRQ_FIMC0
|
|
|
+#define IRQ_FIMC1 EXYNOS4_IRQ_FIMC1
|
|
|
+#define IRQ_FIMC2 EXYNOS4_IRQ_FIMC2
|
|
|
+#define IRQ_FIMC3 EXYNOS4_IRQ_FIMC3
|
|
|
+#define IRQ_JPEG EXYNOS4_IRQ_JPEG
|
|
|
+#define IRQ_2D EXYNOS4_IRQ_2D
|
|
|
+
|
|
|
+#define IRQ_MIXER EXYNOS4_IRQ_MIXER
|
|
|
+#define IRQ_HDMI EXYNOS4_IRQ_HDMI
|
|
|
+#define IRQ_IIC_HDMIPHY EXYNOS4_IRQ_IIC_HDMIPHY
|
|
|
+#define IRQ_MFC EXYNOS4_IRQ_MFC
|
|
|
+#define IRQ_SDO EXYNOS4_IRQ_SDO
|
|
|
+
|
|
|
+#define IRQ_I2S0 EXYNOS4_IRQ_I2S0
|
|
|
+
|
|
|
+#define IRQ_ADC EXYNOS4_IRQ_ADC0
|
|
|
+#define IRQ_TC EXYNOS4_IRQ_PEN0
|