|
@@ -134,3 +134,181 @@
|
|
|
#define OCD_RWD_RWD_START 0
|
|
|
#define OCD_RWD_RWD_SIZE 32
|
|
|
|
|
|
+/* Bits in WT */
|
|
|
+#define OCD_WT_DTE_START 20
|
|
|
+#define OCD_WT_DTE_SIZE 3
|
|
|
+#define OCD_WT_DTS_START 23
|
|
|
+#define OCD_WT_DTS_SIZE 3
|
|
|
+#define OCD_WT_PTE_START 26
|
|
|
+#define OCD_WT_PTE_SIZE 3
|
|
|
+#define OCD_WT_PTS_START 29
|
|
|
+#define OCD_WT_PTS_SIZE 3
|
|
|
+
|
|
|
+/* Bits in DTC */
|
|
|
+#define OCD_DTC_T0WP_BIT 0
|
|
|
+#define OCD_DTC_T1WP_BIT 1
|
|
|
+#define OCD_DTC_ASID0EN_BIT 2
|
|
|
+#define OCD_DTC_ASID0_START 3
|
|
|
+#define OCD_DTC_ASID0_SIZE 8
|
|
|
+#define OCD_DTC_ASID1EN_BIT 11
|
|
|
+#define OCD_DTC_ASID1_START 12
|
|
|
+#define OCD_DTC_ASID1_SIZE 8
|
|
|
+#define OCD_DTC_RWT1_START 28
|
|
|
+#define OCD_DTC_RWT1_SIZE 2
|
|
|
+#define OCD_DTC_RWT0_START 30
|
|
|
+#define OCD_DTC_RWT0_SIZE 2
|
|
|
+
|
|
|
+/* Bits in DTSA0 */
|
|
|
+#define OCD_DTSA0_DTSA_START 0
|
|
|
+#define OCD_DTSA0_DTSA_SIZE 32
|
|
|
+
|
|
|
+/* Bits in DTSA1 */
|
|
|
+#define OCD_DTSA1_DTSA_START 0
|
|
|
+#define OCD_DTSA1_DTSA_SIZE 32
|
|
|
+
|
|
|
+/* Bits in DTEA0 */
|
|
|
+#define OCD_DTEA0_DTEA_START 0
|
|
|
+#define OCD_DTEA0_DTEA_SIZE 32
|
|
|
+
|
|
|
+/* Bits in DTEA1 */
|
|
|
+#define OCD_DTEA1_DTEA_START 0
|
|
|
+#define OCD_DTEA1_DTEA_SIZE 32
|
|
|
+
|
|
|
+/* Bits in BWC0A */
|
|
|
+#define OCD_BWC0A_ASIDEN_BIT 0
|
|
|
+#define OCD_BWC0A_ASID_START 1
|
|
|
+#define OCD_BWC0A_ASID_SIZE 8
|
|
|
+#define OCD_BWC0A_EOC_BIT 14
|
|
|
+#define OCD_BWC0A_AME_BIT 25
|
|
|
+#define OCD_BWC0A_BWE_START 30
|
|
|
+#define OCD_BWC0A_BWE_SIZE 2
|
|
|
+
|
|
|
+/* Bits in BWC0B */
|
|
|
+#define OCD_BWC0B_ASIDEN_BIT 0
|
|
|
+#define OCD_BWC0B_ASID_START 1
|
|
|
+#define OCD_BWC0B_ASID_SIZE 8
|
|
|
+#define OCD_BWC0B_EOC_BIT 14
|
|
|
+#define OCD_BWC0B_AME_BIT 25
|
|
|
+#define OCD_BWC0B_BWE_START 30
|
|
|
+#define OCD_BWC0B_BWE_SIZE 2
|
|
|
+
|
|
|
+/* Bits in BWC1A */
|
|
|
+#define OCD_BWC1A_ASIDEN_BIT 0
|
|
|
+#define OCD_BWC1A_ASID_START 1
|
|
|
+#define OCD_BWC1A_ASID_SIZE 8
|
|
|
+#define OCD_BWC1A_EOC_BIT 14
|
|
|
+#define OCD_BWC1A_AME_BIT 25
|
|
|
+#define OCD_BWC1A_BWE_START 30
|
|
|
+#define OCD_BWC1A_BWE_SIZE 2
|
|
|
+
|
|
|
+/* Bits in BWC1B */
|
|
|
+#define OCD_BWC1B_ASIDEN_BIT 0
|
|
|
+#define OCD_BWC1B_ASID_START 1
|
|
|
+#define OCD_BWC1B_ASID_SIZE 8
|
|
|
+#define OCD_BWC1B_EOC_BIT 14
|
|
|
+#define OCD_BWC1B_AME_BIT 25
|
|
|
+#define OCD_BWC1B_BWE_START 30
|
|
|
+#define OCD_BWC1B_BWE_SIZE 2
|
|
|
+
|
|
|
+/* Bits in BWC2A */
|
|
|
+#define OCD_BWC2A_ASIDEN_BIT 0
|
|
|
+#define OCD_BWC2A_ASID_START 1
|
|
|
+#define OCD_BWC2A_ASID_SIZE 8
|
|
|
+#define OCD_BWC2A_EOC_BIT 14
|
|
|
+#define OCD_BWC2A_AMB_START 20
|
|
|
+#define OCD_BWC2A_AMB_SIZE 5
|
|
|
+#define OCD_BWC2A_AME_BIT 25
|
|
|
+#define OCD_BWC2A_BWE_START 30
|
|
|
+#define OCD_BWC2A_BWE_SIZE 2
|
|
|
+
|
|
|
+/* Bits in BWC2B */
|
|
|
+#define OCD_BWC2B_ASIDEN_BIT 0
|
|
|
+#define OCD_BWC2B_ASID_START 1
|
|
|
+#define OCD_BWC2B_ASID_SIZE 8
|
|
|
+#define OCD_BWC2B_EOC_BIT 14
|
|
|
+#define OCD_BWC2B_AME_BIT 25
|
|
|
+#define OCD_BWC2B_BWE_START 30
|
|
|
+#define OCD_BWC2B_BWE_SIZE 2
|
|
|
+
|
|
|
+/* Bits in BWC3A */
|
|
|
+#define OCD_BWC3A_ASIDEN_BIT 0
|
|
|
+#define OCD_BWC3A_ASID_START 1
|
|
|
+#define OCD_BWC3A_ASID_SIZE 8
|
|
|
+#define OCD_BWC3A_SIZE_START 9
|
|
|
+#define OCD_BWC3A_SIZE_SIZE 3
|
|
|
+#define OCD_BWC3A_EOC_BIT 14
|
|
|
+#define OCD_BWC3A_BWO_START 16
|
|
|
+#define OCD_BWC3A_BWO_SIZE 2
|
|
|
+#define OCD_BWC3A_BME_START 20
|
|
|
+#define OCD_BWC3A_BME_SIZE 4
|
|
|
+#define OCD_BWC3A_BRW_START 28
|
|
|
+#define OCD_BWC3A_BRW_SIZE 2
|
|
|
+#define OCD_BWC3A_BWE_START 30
|
|
|
+#define OCD_BWC3A_BWE_SIZE 2
|
|
|
+
|
|
|
+/* Bits in BWC3B */
|
|
|
+#define OCD_BWC3B_ASIDEN_BIT 0
|
|
|
+#define OCD_BWC3B_ASID_START 1
|
|
|
+#define OCD_BWC3B_ASID_SIZE 8
|
|
|
+#define OCD_BWC3B_SIZE_START 9
|
|
|
+#define OCD_BWC3B_SIZE_SIZE 3
|
|
|
+#define OCD_BWC3B_EOC_BIT 14
|
|
|
+#define OCD_BWC3B_BWO_START 16
|
|
|
+#define OCD_BWC3B_BWO_SIZE 2
|
|
|
+#define OCD_BWC3B_BME_START 20
|
|
|
+#define OCD_BWC3B_BME_SIZE 4
|
|
|
+#define OCD_BWC3B_BRW_START 28
|
|
|
+#define OCD_BWC3B_BRW_SIZE 2
|
|
|
+#define OCD_BWC3B_BWE_START 30
|
|
|
+#define OCD_BWC3B_BWE_SIZE 2
|
|
|
+
|
|
|
+/* Bits in BWA0A */
|
|
|
+#define OCD_BWA0A_BWA_START 0
|
|
|
+#define OCD_BWA0A_BWA_SIZE 32
|
|
|
+
|
|
|
+/* Bits in BWA0B */
|
|
|
+#define OCD_BWA0B_BWA_START 0
|
|
|
+#define OCD_BWA0B_BWA_SIZE 32
|
|
|
+
|
|
|
+/* Bits in BWA1A */
|
|
|
+#define OCD_BWA1A_BWA_START 0
|
|
|
+#define OCD_BWA1A_BWA_SIZE 32
|
|
|
+
|
|
|
+/* Bits in BWA1B */
|
|
|
+#define OCD_BWA1B_BWA_START 0
|
|
|
+#define OCD_BWA1B_BWA_SIZE 32
|
|
|
+
|
|
|
+/* Bits in BWA2A */
|
|
|
+#define OCD_BWA2A_BWA_START 0
|
|
|
+#define OCD_BWA2A_BWA_SIZE 32
|
|
|
+
|
|
|
+/* Bits in BWA2B */
|
|
|
+#define OCD_BWA2B_BWA_START 0
|
|
|
+#define OCD_BWA2B_BWA_SIZE 32
|
|
|
+
|
|
|
+/* Bits in BWA3A */
|
|
|
+#define OCD_BWA3A_BWA_START 0
|
|
|
+#define OCD_BWA3A_BWA_SIZE 32
|
|
|
+
|
|
|
+/* Bits in BWA3B */
|
|
|
+#define OCD_BWA3B_BWA_START 0
|
|
|
+#define OCD_BWA3B_BWA_SIZE 32
|
|
|
+
|
|
|
+/* Bits in NXCFG */
|
|
|
+#define OCD_NXCFG_NXARCH_START 0
|
|
|
+#define OCD_NXCFG_NXARCH_SIZE 4
|
|
|
+#define OCD_NXCFG_NXOCD_START 4
|
|
|
+#define OCD_NXCFG_NXOCD_SIZE 4
|
|
|
+#define OCD_NXCFG_NXPCB_START 8
|
|
|
+#define OCD_NXCFG_NXPCB_SIZE 4
|
|
|
+#define OCD_NXCFG_NXDB_START 12
|
|
|
+#define OCD_NXCFG_NXDB_SIZE 4
|
|
|
+#define OCD_NXCFG_MXMSEO_BIT 16
|
|
|
+#define OCD_NXCFG_NXMDO_START 17
|
|
|
+#define OCD_NXCFG_NXMDO_SIZE 4
|
|
|
+#define OCD_NXCFG_NXPT_BIT 21
|
|
|
+#define OCD_NXCFG_NXOT_BIT 22
|
|
|
+#define OCD_NXCFG_NXDWT_BIT 23
|
|
|
+#define OCD_NXCFG_NXDRT_BIT 24
|
|
|
+#define OCD_NXCFG_NXDTC_START 25
|
|
|
+#define OCD_NXCFG_NXDTC_SIZE 3
|