|
|
@@ -0,0 +1,58 @@
|
|
|
+/*
|
|
|
+ * OMAP2xxx CM module functions
|
|
|
+ *
|
|
|
+ * Copyright (C) 2009 Nokia Corporation
|
|
|
+ * Copyright (C) 2008-2010, 2012 Texas Instruments, Inc.
|
|
|
+ * Paul Walmsley
|
|
|
+ * Rajendra Nayak <rnayak@ti.com>
|
|
|
+ *
|
|
|
+ * This program is free software; you can redistribute it and/or modify
|
|
|
+ * it under the terms of the GNU General Public License version 2 as
|
|
|
+ * published by the Free Software Foundation.
|
|
|
+ */
|
|
|
+
|
|
|
+#include <linux/kernel.h>
|
|
|
+#include <linux/types.h>
|
|
|
+#include <linux/delay.h>
|
|
|
+#include <linux/errno.h>
|
|
|
+#include <linux/err.h>
|
|
|
+#include <linux/io.h>
|
|
|
+
|
|
|
+#include "soc.h"
|
|
|
+#include "iomap.h"
|
|
|
+#include "common.h"
|
|
|
+#include "prm2xxx.h"
|
|
|
+#include "cm.h"
|
|
|
+#include "cm2xxx.h"
|
|
|
+#include "cm-regbits-24xx.h"
|
|
|
+#include "clockdomain.h"
|
|
|
+
|
|
|
+/* CM_AUTOIDLE_PLL.AUTO_* bit values for DPLLs */
|
|
|
+#define DPLL_AUTOIDLE_DISABLE 0x0
|
|
|
+#define OMAP2XXX_DPLL_AUTOIDLE_LOW_POWER_STOP 0x3
|
|
|
+
|
|
|
+/* CM_AUTOIDLE_PLL.AUTO_* bit values for APLLs (OMAP2xxx only) */
|
|
|
+#define OMAP2XXX_APLL_AUTOIDLE_DISABLE 0x0
|
|
|
+#define OMAP2XXX_APLL_AUTOIDLE_LOW_POWER_STOP 0x3
|
|
|
+
|
|
|
+/* CM_IDLEST_PLL bit value offset for APLLs (OMAP2xxx only) */
|
|
|
+#define EN_APLL_LOCKED 3
|
|
|
+
|
|
|
+static const u8 omap2xxx_cm_idlest_offs[] = {
|
|
|
+ CM_IDLEST1, CM_IDLEST2, OMAP2430_CM_IDLEST3, OMAP24XX_CM_IDLEST4
|
|
|
+};
|
|
|
+
|
|
|
+/*
|
|
|
+ *
|
|
|
+ */
|
|
|
+
|
|
|
+static void _write_clktrctrl(u8 c, s16 module, u32 mask)
|
|
|
+{
|
|
|
+ u32 v;
|
|
|
+
|
|
|
+ v = omap2_cm_read_mod_reg(module, OMAP2_CM_CLKSTCTRL);
|
|
|
+ v &= ~mask;
|
|
|
+ v |= c << __ffs(mask);
|
|
|
+ omap2_cm_write_mod_reg(v, module, OMAP2_CM_CLKSTCTRL);
|
|
|
+}
|
|
|
+
|
