|
|
@@ -0,0 +1,78 @@
|
|
|
+/*
|
|
|
+ * linux/arch/arm/mach-omap2/hsmmc.c
|
|
|
+ *
|
|
|
+ * Copyright (C) 2007-2008 Texas Instruments
|
|
|
+ * Copyright (C) 2008 Nokia Corporation
|
|
|
+ * Author: Texas Instruments
|
|
|
+ *
|
|
|
+ * This program is free software; you can redistribute it and/or modify
|
|
|
+ * it under the terms of the GNU General Public License version 2 as
|
|
|
+ * published by the Free Software Foundation.
|
|
|
+ */
|
|
|
+#include <linux/kernel.h>
|
|
|
+#include <linux/slab.h>
|
|
|
+#include <linux/string.h>
|
|
|
+#include <linux/delay.h>
|
|
|
+#include <linux/gpio.h>
|
|
|
+#include <linux/platform_data/gpio-omap.h>
|
|
|
+
|
|
|
+#include "soc.h"
|
|
|
+#include "omap_device.h"
|
|
|
+#include "omap-pm.h"
|
|
|
+
|
|
|
+#include "mux.h"
|
|
|
+#include "mmc.h"
|
|
|
+#include "hsmmc.h"
|
|
|
+#include "control.h"
|
|
|
+
|
|
|
+#if defined(CONFIG_MMC_OMAP_HS) || defined(CONFIG_MMC_OMAP_HS_MODULE)
|
|
|
+
|
|
|
+static u16 control_pbias_offset;
|
|
|
+static u16 control_devconf1_offset;
|
|
|
+static u16 control_mmc1;
|
|
|
+
|
|
|
+#define HSMMC_NAME_LEN 9
|
|
|
+
|
|
|
+#if defined(CONFIG_ARCH_OMAP3) && defined(CONFIG_PM)
|
|
|
+
|
|
|
+static int hsmmc_get_context_loss(struct device *dev)
|
|
|
+{
|
|
|
+ return omap_pm_get_dev_context_loss_count(dev);
|
|
|
+}
|
|
|
+
|
|
|
+#else
|
|
|
+#define hsmmc_get_context_loss NULL
|
|
|
+#endif
|
|
|
+
|
|
|
+static void omap_hsmmc1_before_set_reg(struct device *dev, int slot,
|
|
|
+ int power_on, int vdd)
|
|
|
+{
|
|
|
+ u32 reg, prog_io;
|
|
|
+ struct omap_mmc_platform_data *mmc = dev->platform_data;
|
|
|
+
|
|
|
+ if (mmc->slots[0].remux)
|
|
|
+ mmc->slots[0].remux(dev, slot, power_on);
|
|
|
+
|
|
|
+ /*
|
|
|
+ * Assume we power both OMAP VMMC1 (for CMD, CLK, DAT0..3) and the
|
|
|
+ * card with Vcc regulator (from twl4030 or whatever). OMAP has both
|
|
|
+ * 1.8V and 3.0V modes, controlled by the PBIAS register.
|
|
|
+ *
|
|
|
+ * In 8-bit modes, OMAP VMMC1A (for DAT4..7) needs a supply, which
|
|
|
+ * is most naturally TWL VSIM; those pins also use PBIAS.
|
|
|
+ *
|
|
|
+ * FIXME handle VMMC1A as needed ...
|
|
|
+ */
|
|
|
+ if (power_on) {
|
|
|
+ if (cpu_is_omap2430()) {
|
|
|
+ reg = omap_ctrl_readl(OMAP243X_CONTROL_DEVCONF1);
|
|
|
+ if ((1 << vdd) >= MMC_VDD_30_31)
|
|
|
+ reg |= OMAP243X_MMC1_ACTIVE_OVERWRITE;
|
|
|
+ else
|
|
|
+ reg &= ~OMAP243X_MMC1_ACTIVE_OVERWRITE;
|
|
|
+ omap_ctrl_writel(reg, OMAP243X_CONTROL_DEVCONF1);
|
|
|
+ }
|
|
|
+
|
|
|
+ if (mmc->slots[0].internal_clock) {
|
|
|
+ reg = omap_ctrl_readl(OMAP2_CONTROL_DEVCONF0);
|
|
|
+ reg |= OMAP2_MMCSDIO1ADPCLKISEL;
|
韩正义