|
@@ -1430,3 +1430,66 @@
|
|
|
#define bfin_read_DMA21_X_COUNT() bfin_read16(DMA21_X_COUNT)
|
|
|
#define bfin_write_DMA21_X_COUNT(val) bfin_write16(DMA21_X_COUNT, val)
|
|
|
#define bfin_read_DMA21_X_MODIFY() bfin_read16(DMA21_X_MODIFY)
|
|
|
+#define bfin_write_DMA21_X_MODIFY(val) bfin_write16(DMA21_X_MODIFY, val)
|
|
|
+#define bfin_read_DMA21_Y_COUNT() bfin_read16(DMA21_Y_COUNT)
|
|
|
+#define bfin_write_DMA21_Y_COUNT(val) bfin_write16(DMA21_Y_COUNT, val)
|
|
|
+#define bfin_read_DMA21_Y_MODIFY() bfin_read16(DMA21_Y_MODIFY)
|
|
|
+#define bfin_write_DMA21_Y_MODIFY(val) bfin_write16(DMA21_Y_MODIFY, val)
|
|
|
+#define bfin_read_DMA21_CURR_DESC_PTR() bfin_read32(DMA21_CURR_DESC_PTR)
|
|
|
+#define bfin_write_DMA21_CURR_DESC_PTR(val) bfin_write32(DMA21_CURR_DESC_PTR, val)
|
|
|
+#define bfin_read_DMA21_CURR_ADDR() bfin_read32(DMA21_CURR_ADDR)
|
|
|
+#define bfin_write_DMA21_CURR_ADDR(val) bfin_write32(DMA21_CURR_ADDR, val)
|
|
|
+#define bfin_read_DMA21_IRQ_STATUS() bfin_read16(DMA21_IRQ_STATUS)
|
|
|
+#define bfin_write_DMA21_IRQ_STATUS(val) bfin_write16(DMA21_IRQ_STATUS, val)
|
|
|
+#define bfin_read_DMA21_PERIPHERAL_MAP() bfin_read16(DMA21_PERIPHERAL_MAP)
|
|
|
+#define bfin_write_DMA21_PERIPHERAL_MAP(val) bfin_write16(DMA21_PERIPHERAL_MAP, val)
|
|
|
+#define bfin_read_DMA21_CURR_X_COUNT() bfin_read16(DMA21_CURR_X_COUNT)
|
|
|
+#define bfin_write_DMA21_CURR_X_COUNT(val) bfin_write16(DMA21_CURR_X_COUNT, val)
|
|
|
+#define bfin_read_DMA21_CURR_Y_COUNT() bfin_read16(DMA21_CURR_Y_COUNT)
|
|
|
+#define bfin_write_DMA21_CURR_Y_COUNT(val) bfin_write16(DMA21_CURR_Y_COUNT, val)
|
|
|
+
|
|
|
+/* DMA Channel 22 Registers */
|
|
|
+
|
|
|
+#define bfin_read_DMA22_NEXT_DESC_PTR() bfin_read32(DMA22_NEXT_DESC_PTR)
|
|
|
+#define bfin_write_DMA22_NEXT_DESC_PTR(val) bfin_write32(DMA22_NEXT_DESC_PTR, val)
|
|
|
+#define bfin_read_DMA22_START_ADDR() bfin_read32(DMA22_START_ADDR)
|
|
|
+#define bfin_write_DMA22_START_ADDR(val) bfin_write32(DMA22_START_ADDR, val)
|
|
|
+#define bfin_read_DMA22_CONFIG() bfin_read16(DMA22_CONFIG)
|
|
|
+#define bfin_write_DMA22_CONFIG(val) bfin_write16(DMA22_CONFIG, val)
|
|
|
+#define bfin_read_DMA22_X_COUNT() bfin_read16(DMA22_X_COUNT)
|
|
|
+#define bfin_write_DMA22_X_COUNT(val) bfin_write16(DMA22_X_COUNT, val)
|
|
|
+#define bfin_read_DMA22_X_MODIFY() bfin_read16(DMA22_X_MODIFY)
|
|
|
+#define bfin_write_DMA22_X_MODIFY(val) bfin_write16(DMA22_X_MODIFY, val)
|
|
|
+#define bfin_read_DMA22_Y_COUNT() bfin_read16(DMA22_Y_COUNT)
|
|
|
+#define bfin_write_DMA22_Y_COUNT(val) bfin_write16(DMA22_Y_COUNT, val)
|
|
|
+#define bfin_read_DMA22_Y_MODIFY() bfin_read16(DMA22_Y_MODIFY)
|
|
|
+#define bfin_write_DMA22_Y_MODIFY(val) bfin_write16(DMA22_Y_MODIFY, val)
|
|
|
+#define bfin_read_DMA22_CURR_DESC_PTR() bfin_read32(DMA22_CURR_DESC_PTR)
|
|
|
+#define bfin_write_DMA22_CURR_DESC_PTR(val) bfin_write32(DMA22_CURR_DESC_PTR, val)
|
|
|
+#define bfin_read_DMA22_CURR_ADDR() bfin_read32(DMA22_CURR_ADDR)
|
|
|
+#define bfin_write_DMA22_CURR_ADDR(val) bfin_write32(DMA22_CURR_ADDR, val)
|
|
|
+#define bfin_read_DMA22_IRQ_STATUS() bfin_read16(DMA22_IRQ_STATUS)
|
|
|
+#define bfin_write_DMA22_IRQ_STATUS(val) bfin_write16(DMA22_IRQ_STATUS, val)
|
|
|
+#define bfin_read_DMA22_PERIPHERAL_MAP() bfin_read16(DMA22_PERIPHERAL_MAP)
|
|
|
+#define bfin_write_DMA22_PERIPHERAL_MAP(val) bfin_write16(DMA22_PERIPHERAL_MAP, val)
|
|
|
+#define bfin_read_DMA22_CURR_X_COUNT() bfin_read16(DMA22_CURR_X_COUNT)
|
|
|
+#define bfin_write_DMA22_CURR_X_COUNT(val) bfin_write16(DMA22_CURR_X_COUNT, val)
|
|
|
+#define bfin_read_DMA22_CURR_Y_COUNT() bfin_read16(DMA22_CURR_Y_COUNT)
|
|
|
+#define bfin_write_DMA22_CURR_Y_COUNT(val) bfin_write16(DMA22_CURR_Y_COUNT, val)
|
|
|
+
|
|
|
+/* DMA Channel 23 Registers */
|
|
|
+
|
|
|
+#define bfin_read_DMA23_NEXT_DESC_PTR() bfin_read32(DMA23_NEXT_DESC_PTR)
|
|
|
+#define bfin_write_DMA23_NEXT_DESC_PTR(val) bfin_write32(DMA23_NEXT_DESC_PTR, val)
|
|
|
+#define bfin_read_DMA23_START_ADDR() bfin_read32(DMA23_START_ADDR)
|
|
|
+#define bfin_write_DMA23_START_ADDR(val) bfin_write32(DMA23_START_ADDR, val)
|
|
|
+#define bfin_read_DMA23_CONFIG() bfin_read16(DMA23_CONFIG)
|
|
|
+#define bfin_write_DMA23_CONFIG(val) bfin_write16(DMA23_CONFIG, val)
|
|
|
+#define bfin_read_DMA23_X_COUNT() bfin_read16(DMA23_X_COUNT)
|
|
|
+#define bfin_write_DMA23_X_COUNT(val) bfin_write16(DMA23_X_COUNT, val)
|
|
|
+#define bfin_read_DMA23_X_MODIFY() bfin_read16(DMA23_X_MODIFY)
|
|
|
+#define bfin_write_DMA23_X_MODIFY(val) bfin_write16(DMA23_X_MODIFY, val)
|
|
|
+#define bfin_read_DMA23_Y_COUNT() bfin_read16(DMA23_Y_COUNT)
|
|
|
+#define bfin_write_DMA23_Y_COUNT(val) bfin_write16(DMA23_Y_COUNT, val)
|
|
|
+#define bfin_read_DMA23_Y_MODIFY() bfin_read16(DMA23_Y_MODIFY)
|
|
|
+#define bfin_write_DMA23_Y_MODIFY(val) bfin_write16(DMA23_Y_MODIFY, val)
|