|
@@ -996,3 +996,63 @@ static pinmux_enum_t pinmux_data[] = {
|
|
|
PINMUX_IPSR_DATA(IP5_2_0, DU1_DB1),
|
|
|
PINMUX_IPSR_DATA(IP5_2_0, VI2_DATA5_VI2_B5),
|
|
|
PINMUX_IPSR_MODSEL_DATA(IP5_2_0, SDA2_B, SEL_I2C2_1),
|
|
|
+ PINMUX_IPSR_DATA(IP5_2_0, SD3_DAT1),
|
|
|
+ PINMUX_IPSR_MODSEL_DATA(IP5_2_0, RX5, SEL_SCIF5_0),
|
|
|
+ PINMUX_IPSR_MODSEL_DATA(IP5_2_0, RTS0_D_TANS_D, SEL_SCIF0_3),
|
|
|
+ PINMUX_IPSR_DATA(IP5_3, DU1_DB2),
|
|
|
+ PINMUX_IPSR_DATA(IP5_3, VI2_R4),
|
|
|
+ PINMUX_IPSR_DATA(IP5_4, DU1_DB3),
|
|
|
+ PINMUX_IPSR_DATA(IP5_4, VI2_R5),
|
|
|
+ PINMUX_IPSR_DATA(IP5_5, DU1_DB4),
|
|
|
+ PINMUX_IPSR_DATA(IP5_5, VI2_R6),
|
|
|
+ PINMUX_IPSR_DATA(IP5_6, DU1_DB5),
|
|
|
+ PINMUX_IPSR_DATA(IP5_6, VI2_R7),
|
|
|
+ PINMUX_IPSR_DATA(IP5_7, DU1_DB6),
|
|
|
+ PINMUX_IPSR_MODSEL_DATA(IP5_7, SCL2_D, SEL_I2C2_3),
|
|
|
+ PINMUX_IPSR_DATA(IP5_8, DU1_DB7),
|
|
|
+ PINMUX_IPSR_MODSEL_DATA(IP5_8, SDA2_D, SEL_I2C2_3),
|
|
|
+ PINMUX_IPSR_DATA(IP5_10_9, DU1_DOTCLKIN),
|
|
|
+ PINMUX_IPSR_DATA(IP5_10_9, VI2_CLKENB),
|
|
|
+ PINMUX_IPSR_MODSEL_DATA(IP5_10_9, HSPI_CS1, SEL_HSPI1_0),
|
|
|
+ PINMUX_IPSR_MODSEL_DATA(IP5_10_9, SCL1_D, SEL_I2C1_3),
|
|
|
+ PINMUX_IPSR_DATA(IP5_12_11, DU1_DOTCLKOUT),
|
|
|
+ PINMUX_IPSR_DATA(IP5_12_11, VI2_FIELD),
|
|
|
+ PINMUX_IPSR_MODSEL_DATA(IP5_12_11, SDA1_D, SEL_I2C1_3),
|
|
|
+ PINMUX_IPSR_DATA(IP5_14_13, DU1_EXHSYNC_DU1_HSYNC),
|
|
|
+ PINMUX_IPSR_DATA(IP5_14_13, VI2_HSYNC),
|
|
|
+ PINMUX_IPSR_DATA(IP5_14_13, VI3_HSYNC),
|
|
|
+ PINMUX_IPSR_DATA(IP5_16_15, DU1_EXVSYNC_DU1_VSYNC),
|
|
|
+ PINMUX_IPSR_DATA(IP5_16_15, VI2_VSYNC),
|
|
|
+ PINMUX_IPSR_DATA(IP5_16_15, VI3_VSYNC),
|
|
|
+ PINMUX_IPSR_DATA(IP5_20_17, DU1_EXODDF_DU1_ODDF_DISP_CDE),
|
|
|
+ PINMUX_IPSR_DATA(IP5_20_17, VI2_CLK),
|
|
|
+ PINMUX_IPSR_DATA(IP5_20_17, TX3_B_IRDA_TX_B),
|
|
|
+ PINMUX_IPSR_DATA(IP5_20_17, SD3_CD),
|
|
|
+ PINMUX_IPSR_DATA(IP5_20_17, HSPI_TX1),
|
|
|
+ PINMUX_IPSR_DATA(IP5_20_17, VI1_CLKENB),
|
|
|
+ PINMUX_IPSR_DATA(IP5_20_17, VI3_CLKENB),
|
|
|
+ PINMUX_IPSR_DATA(IP5_20_17, AUDIO_CLKC),
|
|
|
+ PINMUX_IPSR_DATA(IP5_20_17, TX2_D),
|
|
|
+ PINMUX_IPSR_DATA(IP5_20_17, SPEEDIN),
|
|
|
+ PINMUX_IPSR_MODSEL_DATA(IP5_20_17, GPS_SIGN_D, SEL_GPS_3),
|
|
|
+ PINMUX_IPSR_DATA(IP5_23_21, DU1_DISP),
|
|
|
+ PINMUX_IPSR_DATA(IP5_23_21, VI2_DATA6_VI2_B6),
|
|
|
+ PINMUX_IPSR_MODSEL_DATA(IP5_23_21, TCLK0, SEL_TMU0_0),
|
|
|
+ PINMUX_IPSR_DATA(IP5_23_21, QSTVA_B_QVS_B),
|
|
|
+ PINMUX_IPSR_MODSEL_DATA(IP5_23_21, HSPI_CLK1, SEL_HSPI1_0),
|
|
|
+ PINMUX_IPSR_MODSEL_DATA(IP5_23_21, SCK2_D, SEL_SCIF2_3),
|
|
|
+ PINMUX_IPSR_DATA(IP5_23_21, AUDIO_CLKOUT_B),
|
|
|
+ PINMUX_IPSR_MODSEL_DATA(IP5_23_21, GPS_MAG_D, SEL_GPS_3),
|
|
|
+ PINMUX_IPSR_DATA(IP5_27_24, DU1_CDE),
|
|
|
+ PINMUX_IPSR_DATA(IP5_27_24, VI2_DATA7_VI2_B7),
|
|
|
+ PINMUX_IPSR_MODSEL_DATA(IP5_27_24, RX3_B_IRDA_RX_B, SEL_SCIF3_1),
|
|
|
+ PINMUX_IPSR_DATA(IP5_27_24, SD3_WP),
|
|
|
+ PINMUX_IPSR_MODSEL_DATA(IP5_27_24, HSPI_RX1, SEL_HSPI1_0),
|
|
|
+ PINMUX_IPSR_DATA(IP5_27_24, VI1_FIELD),
|
|
|
+ PINMUX_IPSR_DATA(IP5_27_24, VI3_FIELD),
|
|
|
+ PINMUX_IPSR_DATA(IP5_27_24, AUDIO_CLKOUT),
|
|
|
+ PINMUX_IPSR_MODSEL_DATA(IP5_27_24, RX2_D, SEL_SCIF2_3),
|
|
|
+ PINMUX_IPSR_MODSEL_DATA(IP5_27_24, GPS_CLK_C, SEL_GPS_2),
|
|
|
+ PINMUX_IPSR_MODSEL_DATA(IP5_27_24, GPS_CLK_D, SEL_GPS_3),
|
|
|
+ PINMUX_IPSR_DATA(IP5_28, AUDIO_CLKA),
|
|
|
+ PINMUX_IPSR_DATA(IP5_28, CAN_TXCLK),
|