|
@@ -0,0 +1,66 @@
|
|
|
+/*
|
|
|
+ * linux/arch/arm/mach-omap1/clock_data.c
|
|
|
+ *
|
|
|
+ * Copyright (C) 2004 - 2005, 2009-2010 Nokia Corporation
|
|
|
+ * Written by Tuukka Tikkanen <tuukka.tikkanen@elektrobit.com>
|
|
|
+ * Based on clocks.h by Tony Lindgren, Gordon McNutt and RidgeRun, Inc
|
|
|
+ *
|
|
|
+ * This program is free software; you can redistribute it and/or modify
|
|
|
+ * it under the terms of the GNU General Public License version 2 as
|
|
|
+ * published by the Free Software Foundation.
|
|
|
+ *
|
|
|
+ * To do:
|
|
|
+ * - Clocks that are only available on some chips should be marked with the
|
|
|
+ * chips that they are present on.
|
|
|
+ */
|
|
|
+
|
|
|
+#include <linux/kernel.h>
|
|
|
+#include <linux/io.h>
|
|
|
+#include <linux/clk.h>
|
|
|
+#include <linux/cpufreq.h>
|
|
|
+#include <linux/delay.h>
|
|
|
+
|
|
|
+#include <asm/mach-types.h> /* for machine_is_* */
|
|
|
+
|
|
|
+#include "soc.h"
|
|
|
+
|
|
|
+#include <mach/hardware.h>
|
|
|
+#include <mach/usb.h> /* for OTG_BASE */
|
|
|
+
|
|
|
+#include "iomap.h"
|
|
|
+#include "clock.h"
|
|
|
+#include "sram.h"
|
|
|
+
|
|
|
+/* Some ARM_IDLECT1 bit shifts - used in struct arm_idlect1_clk */
|
|
|
+#define IDL_CLKOUT_ARM_SHIFT 12
|
|
|
+#define IDLTIM_ARM_SHIFT 9
|
|
|
+#define IDLAPI_ARM_SHIFT 8
|
|
|
+#define IDLIF_ARM_SHIFT 6
|
|
|
+#define IDLLB_ARM_SHIFT 4 /* undocumented? */
|
|
|
+#define OMAP1510_IDLLCD_ARM_SHIFT 3 /* undocumented? */
|
|
|
+#define IDLPER_ARM_SHIFT 2
|
|
|
+#define IDLXORP_ARM_SHIFT 1
|
|
|
+#define IDLWDT_ARM_SHIFT 0
|
|
|
+
|
|
|
+/* Some MOD_CONF_CTRL_0 bit shifts - used in struct clk.enable_bit */
|
|
|
+#define CONF_MOD_UART3_CLK_MODE_R 31
|
|
|
+#define CONF_MOD_UART2_CLK_MODE_R 30
|
|
|
+#define CONF_MOD_UART1_CLK_MODE_R 29
|
|
|
+#define CONF_MOD_MMC_SD_CLK_REQ_R 23
|
|
|
+#define CONF_MOD_MCBSP3_AUXON 20
|
|
|
+
|
|
|
+/* Some MOD_CONF_CTRL_1 bit shifts - used in struct clk.enable_bit */
|
|
|
+#define CONF_MOD_SOSSI_CLK_EN_R 16
|
|
|
+
|
|
|
+/* Some OTG_SYSCON_2-specific bit fields */
|
|
|
+#define OTG_SYSCON_2_UHOST_EN_SHIFT 8
|
|
|
+
|
|
|
+/* Some SOFT_REQ_REG bit fields - used in struct clk.enable_bit */
|
|
|
+#define SOFT_MMC2_DPLL_REQ_SHIFT 13
|
|
|
+#define SOFT_MMC_DPLL_REQ_SHIFT 12
|
|
|
+#define SOFT_UART3_DPLL_REQ_SHIFT 11
|
|
|
+#define SOFT_UART2_DPLL_REQ_SHIFT 10
|
|
|
+#define SOFT_UART1_DPLL_REQ_SHIFT 9
|
|
|
+#define SOFT_USB_OTG_DPLL_REQ_SHIFT 8
|
|
|
+#define SOFT_CAM_DPLL_REQ_SHIFT 7
|
|
|
+#define SOFT_COM_MCKO_REQ_SHIFT 6
|