|
@@ -1936,3 +1936,67 @@
|
|
|
/* Used by PM_ABE_MCBSP3_WKDEP */
|
|
|
#define OMAP4430_WKUPDEP_MCBSP3_TESLA_SHIFT 2
|
|
|
#define OMAP4430_WKUPDEP_MCBSP3_TESLA_MASK (1 << 2)
|
|
|
+
|
|
|
+/* Used by PM_L4PER_MCBSP4_WKDEP */
|
|
|
+#define OMAP4430_WKUPDEP_MCBSP4_MPU_SHIFT 0
|
|
|
+#define OMAP4430_WKUPDEP_MCBSP4_MPU_MASK (1 << 0)
|
|
|
+
|
|
|
+/* Used by PM_L4PER_MCBSP4_WKDEP */
|
|
|
+#define OMAP4430_WKUPDEP_MCBSP4_SDMA_SHIFT 3
|
|
|
+#define OMAP4430_WKUPDEP_MCBSP4_SDMA_MASK (1 << 3)
|
|
|
+
|
|
|
+/* Used by PM_L4PER_MCBSP4_WKDEP */
|
|
|
+#define OMAP4430_WKUPDEP_MCBSP4_TESLA_SHIFT 2
|
|
|
+#define OMAP4430_WKUPDEP_MCBSP4_TESLA_MASK (1 << 2)
|
|
|
+
|
|
|
+/* Used by PM_L4PER_MCSPI1_WKDEP */
|
|
|
+#define OMAP4430_WKUPDEP_MCSPI1_DUCATI_SHIFT 1
|
|
|
+#define OMAP4430_WKUPDEP_MCSPI1_DUCATI_MASK (1 << 1)
|
|
|
+
|
|
|
+/* Used by PM_L4PER_MCSPI1_WKDEP */
|
|
|
+#define OMAP4430_WKUPDEP_MCSPI1_MPU_SHIFT 0
|
|
|
+#define OMAP4430_WKUPDEP_MCSPI1_MPU_MASK (1 << 0)
|
|
|
+
|
|
|
+/* Used by PM_L4PER_MCSPI1_WKDEP */
|
|
|
+#define OMAP4430_WKUPDEP_MCSPI1_SDMA_SHIFT 3
|
|
|
+#define OMAP4430_WKUPDEP_MCSPI1_SDMA_MASK (1 << 3)
|
|
|
+
|
|
|
+/* Used by PM_L4PER_MCSPI1_WKDEP */
|
|
|
+#define OMAP4430_WKUPDEP_MCSPI1_TESLA_SHIFT 2
|
|
|
+#define OMAP4430_WKUPDEP_MCSPI1_TESLA_MASK (1 << 2)
|
|
|
+
|
|
|
+/* Used by PM_L4PER_MCSPI2_WKDEP */
|
|
|
+#define OMAP4430_WKUPDEP_MCSPI2_DUCATI_SHIFT 1
|
|
|
+#define OMAP4430_WKUPDEP_MCSPI2_DUCATI_MASK (1 << 1)
|
|
|
+
|
|
|
+/* Used by PM_L4PER_MCSPI2_WKDEP */
|
|
|
+#define OMAP4430_WKUPDEP_MCSPI2_MPU_SHIFT 0
|
|
|
+#define OMAP4430_WKUPDEP_MCSPI2_MPU_MASK (1 << 0)
|
|
|
+
|
|
|
+/* Used by PM_L4PER_MCSPI2_WKDEP */
|
|
|
+#define OMAP4430_WKUPDEP_MCSPI2_SDMA_SHIFT 3
|
|
|
+#define OMAP4430_WKUPDEP_MCSPI2_SDMA_MASK (1 << 3)
|
|
|
+
|
|
|
+/* Used by PM_L4PER_MCSPI3_WKDEP */
|
|
|
+#define OMAP4430_WKUPDEP_MCSPI3_MPU_SHIFT 0
|
|
|
+#define OMAP4430_WKUPDEP_MCSPI3_MPU_MASK (1 << 0)
|
|
|
+
|
|
|
+/* Used by PM_L4PER_MCSPI3_WKDEP */
|
|
|
+#define OMAP4430_WKUPDEP_MCSPI3_SDMA_SHIFT 3
|
|
|
+#define OMAP4430_WKUPDEP_MCSPI3_SDMA_MASK (1 << 3)
|
|
|
+
|
|
|
+/* Used by PM_L4PER_MCSPI4_WKDEP */
|
|
|
+#define OMAP4430_WKUPDEP_MCSPI4_MPU_SHIFT 0
|
|
|
+#define OMAP4430_WKUPDEP_MCSPI4_MPU_MASK (1 << 0)
|
|
|
+
|
|
|
+/* Used by PM_L4PER_MCSPI4_WKDEP */
|
|
|
+#define OMAP4430_WKUPDEP_MCSPI4_SDMA_SHIFT 3
|
|
|
+#define OMAP4430_WKUPDEP_MCSPI4_SDMA_MASK (1 << 3)
|
|
|
+
|
|
|
+/* Used by PM_L3INIT_MMC1_WKDEP */
|
|
|
+#define OMAP4430_WKUPDEP_MMC1_DUCATI_SHIFT 1
|
|
|
+#define OMAP4430_WKUPDEP_MMC1_DUCATI_MASK (1 << 1)
|
|
|
+
|
|
|
+/* Used by PM_L3INIT_MMC1_WKDEP */
|
|
|
+#define OMAP4430_WKUPDEP_MMC1_MPU_SHIFT 0
|
|
|
+#define OMAP4430_WKUPDEP_MMC1_MPU_MASK (1 << 0)
|