|
@@ -3189,3 +3189,174 @@ static struct omap_hwmod_addr_space omap3xxx_mcbsp3_addrs[] = {
|
|
.name = "mpu",
|
|
.name = "mpu",
|
|
.pa_start = 0x49024000,
|
|
.pa_start = 0x49024000,
|
|
.pa_end = 0x490240ff,
|
|
.pa_end = 0x490240ff,
|
|
|
|
+ .flags = ADDR_TYPE_RT
|
|
|
|
+ },
|
|
|
|
+ { }
|
|
|
|
+};
|
|
|
|
+
|
|
|
|
+/* l4_per -> mcbsp3 */
|
|
|
|
+static struct omap_hwmod_ocp_if omap3xxx_l4_per__mcbsp3 = {
|
|
|
|
+ .master = &omap3xxx_l4_per_hwmod,
|
|
|
|
+ .slave = &omap3xxx_mcbsp3_hwmod,
|
|
|
|
+ .clk = "mcbsp3_ick",
|
|
|
|
+ .addr = omap3xxx_mcbsp3_addrs,
|
|
|
|
+ .user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
|
|
+};
|
|
|
|
+
|
|
|
|
+static struct omap_hwmod_addr_space omap3xxx_mcbsp4_addrs[] = {
|
|
|
|
+ {
|
|
|
|
+ .name = "mpu",
|
|
|
|
+ .pa_start = 0x49026000,
|
|
|
|
+ .pa_end = 0x490260ff,
|
|
|
|
+ .flags = ADDR_TYPE_RT
|
|
|
|
+ },
|
|
|
|
+ { }
|
|
|
|
+};
|
|
|
|
+
|
|
|
|
+/* l4_per -> mcbsp4 */
|
|
|
|
+static struct omap_hwmod_ocp_if omap3xxx_l4_per__mcbsp4 = {
|
|
|
|
+ .master = &omap3xxx_l4_per_hwmod,
|
|
|
|
+ .slave = &omap3xxx_mcbsp4_hwmod,
|
|
|
|
+ .clk = "mcbsp4_ick",
|
|
|
|
+ .addr = omap3xxx_mcbsp4_addrs,
|
|
|
|
+ .user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
|
|
+};
|
|
|
|
+
|
|
|
|
+static struct omap_hwmod_addr_space omap3xxx_mcbsp5_addrs[] = {
|
|
|
|
+ {
|
|
|
|
+ .name = "mpu",
|
|
|
|
+ .pa_start = 0x48096000,
|
|
|
|
+ .pa_end = 0x480960ff,
|
|
|
|
+ .flags = ADDR_TYPE_RT
|
|
|
|
+ },
|
|
|
|
+ { }
|
|
|
|
+};
|
|
|
|
+
|
|
|
|
+/* l4_core -> mcbsp5 */
|
|
|
|
+static struct omap_hwmod_ocp_if omap3xxx_l4_core__mcbsp5 = {
|
|
|
|
+ .master = &omap3xxx_l4_core_hwmod,
|
|
|
|
+ .slave = &omap3xxx_mcbsp5_hwmod,
|
|
|
|
+ .clk = "mcbsp5_ick",
|
|
|
|
+ .addr = omap3xxx_mcbsp5_addrs,
|
|
|
|
+ .user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
|
|
+};
|
|
|
|
+
|
|
|
|
+static struct omap_hwmod_addr_space omap3xxx_mcbsp2_sidetone_addrs[] = {
|
|
|
|
+ {
|
|
|
|
+ .name = "sidetone",
|
|
|
|
+ .pa_start = 0x49028000,
|
|
|
|
+ .pa_end = 0x490280ff,
|
|
|
|
+ .flags = ADDR_TYPE_RT
|
|
|
|
+ },
|
|
|
|
+ { }
|
|
|
|
+};
|
|
|
|
+
|
|
|
|
+/* l4_per -> mcbsp2_sidetone */
|
|
|
|
+static struct omap_hwmod_ocp_if omap3xxx_l4_per__mcbsp2_sidetone = {
|
|
|
|
+ .master = &omap3xxx_l4_per_hwmod,
|
|
|
|
+ .slave = &omap3xxx_mcbsp2_sidetone_hwmod,
|
|
|
|
+ .clk = "mcbsp2_ick",
|
|
|
|
+ .addr = omap3xxx_mcbsp2_sidetone_addrs,
|
|
|
|
+ .user = OCP_USER_MPU,
|
|
|
|
+};
|
|
|
|
+
|
|
|
|
+static struct omap_hwmod_addr_space omap3xxx_mcbsp3_sidetone_addrs[] = {
|
|
|
|
+ {
|
|
|
|
+ .name = "sidetone",
|
|
|
|
+ .pa_start = 0x4902A000,
|
|
|
|
+ .pa_end = 0x4902A0ff,
|
|
|
|
+ .flags = ADDR_TYPE_RT
|
|
|
|
+ },
|
|
|
|
+ { }
|
|
|
|
+};
|
|
|
|
+
|
|
|
|
+/* l4_per -> mcbsp3_sidetone */
|
|
|
|
+static struct omap_hwmod_ocp_if omap3xxx_l4_per__mcbsp3_sidetone = {
|
|
|
|
+ .master = &omap3xxx_l4_per_hwmod,
|
|
|
|
+ .slave = &omap3xxx_mcbsp3_sidetone_hwmod,
|
|
|
|
+ .clk = "mcbsp3_ick",
|
|
|
|
+ .addr = omap3xxx_mcbsp3_sidetone_addrs,
|
|
|
|
+ .user = OCP_USER_MPU,
|
|
|
|
+};
|
|
|
|
+
|
|
|
|
+static struct omap_hwmod_addr_space omap3xxx_mailbox_addrs[] = {
|
|
|
|
+ {
|
|
|
|
+ .pa_start = 0x48094000,
|
|
|
|
+ .pa_end = 0x480941ff,
|
|
|
|
+ .flags = ADDR_TYPE_RT,
|
|
|
|
+ },
|
|
|
|
+ { }
|
|
|
|
+};
|
|
|
|
+
|
|
|
|
+/* l4_core -> mailbox */
|
|
|
|
+static struct omap_hwmod_ocp_if omap3xxx_l4_core__mailbox = {
|
|
|
|
+ .master = &omap3xxx_l4_core_hwmod,
|
|
|
|
+ .slave = &omap3xxx_mailbox_hwmod,
|
|
|
|
+ .addr = omap3xxx_mailbox_addrs,
|
|
|
|
+ .user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
|
|
+};
|
|
|
|
+
|
|
|
|
+/* l4 core -> mcspi1 interface */
|
|
|
|
+static struct omap_hwmod_ocp_if omap34xx_l4_core__mcspi1 = {
|
|
|
|
+ .master = &omap3xxx_l4_core_hwmod,
|
|
|
|
+ .slave = &omap34xx_mcspi1,
|
|
|
|
+ .clk = "mcspi1_ick",
|
|
|
|
+ .addr = omap2_mcspi1_addr_space,
|
|
|
|
+ .user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
|
|
+};
|
|
|
|
+
|
|
|
|
+/* l4 core -> mcspi2 interface */
|
|
|
|
+static struct omap_hwmod_ocp_if omap34xx_l4_core__mcspi2 = {
|
|
|
|
+ .master = &omap3xxx_l4_core_hwmod,
|
|
|
|
+ .slave = &omap34xx_mcspi2,
|
|
|
|
+ .clk = "mcspi2_ick",
|
|
|
|
+ .addr = omap2_mcspi2_addr_space,
|
|
|
|
+ .user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
|
|
+};
|
|
|
|
+
|
|
|
|
+/* l4 core -> mcspi3 interface */
|
|
|
|
+static struct omap_hwmod_ocp_if omap34xx_l4_core__mcspi3 = {
|
|
|
|
+ .master = &omap3xxx_l4_core_hwmod,
|
|
|
|
+ .slave = &omap34xx_mcspi3,
|
|
|
|
+ .clk = "mcspi3_ick",
|
|
|
|
+ .addr = omap2430_mcspi3_addr_space,
|
|
|
|
+ .user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
|
|
+};
|
|
|
|
+
|
|
|
|
+/* l4 core -> mcspi4 interface */
|
|
|
|
+static struct omap_hwmod_addr_space omap34xx_mcspi4_addr_space[] = {
|
|
|
|
+ {
|
|
|
|
+ .pa_start = 0x480ba000,
|
|
|
|
+ .pa_end = 0x480ba0ff,
|
|
|
|
+ .flags = ADDR_TYPE_RT,
|
|
|
|
+ },
|
|
|
|
+ { }
|
|
|
|
+};
|
|
|
|
+
|
|
|
|
+static struct omap_hwmod_ocp_if omap34xx_l4_core__mcspi4 = {
|
|
|
|
+ .master = &omap3xxx_l4_core_hwmod,
|
|
|
|
+ .slave = &omap34xx_mcspi4,
|
|
|
|
+ .clk = "mcspi4_ick",
|
|
|
|
+ .addr = omap34xx_mcspi4_addr_space,
|
|
|
|
+ .user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
|
|
+};
|
|
|
|
+
|
|
|
|
+static struct omap_hwmod_ocp_if omap3xxx_usb_host_hs__l3_main_2 = {
|
|
|
|
+ .master = &omap3xxx_usb_host_hs_hwmod,
|
|
|
|
+ .slave = &omap3xxx_l3_main_hwmod,
|
|
|
|
+ .clk = "core_l3_ick",
|
|
|
|
+ .user = OCP_USER_MPU,
|
|
|
|
+};
|
|
|
|
+
|
|
|
|
+static struct omap_hwmod_addr_space omap3xxx_usb_host_hs_addrs[] = {
|
|
|
|
+ {
|
|
|
|
+ .name = "uhh",
|
|
|
|
+ .pa_start = 0x48064000,
|
|
|
|
+ .pa_end = 0x480643ff,
|
|
|
|
+ .flags = ADDR_TYPE_RT
|
|
|
|
+ },
|
|
|
|
+ {
|
|
|
|
+ .name = "ohci",
|
|
|
|
+ .pa_start = 0x48064400,
|
|
|
|
+ .pa_end = 0x480647ff,
|
|
|
|
+ },
|