|
@@ -4957,3 +4957,198 @@ static struct omap_hwmod_addr_space omap44xx_hdq1w_addrs[] = {
|
|
|
};
|
|
|
|
|
|
/* l4_per -> hdq1w */
|
|
|
+static struct omap_hwmod_ocp_if omap44xx_l4_per__hdq1w = {
|
|
|
+ .master = &omap44xx_l4_per_hwmod,
|
|
|
+ .slave = &omap44xx_hdq1w_hwmod,
|
|
|
+ .clk = "l4_div_ck",
|
|
|
+ .addr = omap44xx_hdq1w_addrs,
|
|
|
+ .user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
|
+};
|
|
|
+
|
|
|
+static struct omap_hwmod_addr_space omap44xx_hsi_addrs[] = {
|
|
|
+ {
|
|
|
+ .pa_start = 0x4a058000,
|
|
|
+ .pa_end = 0x4a05bfff,
|
|
|
+ .flags = ADDR_TYPE_RT
|
|
|
+ },
|
|
|
+ { }
|
|
|
+};
|
|
|
+
|
|
|
+/* l4_cfg -> hsi */
|
|
|
+static struct omap_hwmod_ocp_if omap44xx_l4_cfg__hsi = {
|
|
|
+ .master = &omap44xx_l4_cfg_hwmod,
|
|
|
+ .slave = &omap44xx_hsi_hwmod,
|
|
|
+ .clk = "l4_div_ck",
|
|
|
+ .addr = omap44xx_hsi_addrs,
|
|
|
+ .user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
|
+};
|
|
|
+
|
|
|
+static struct omap_hwmod_addr_space omap44xx_i2c1_addrs[] = {
|
|
|
+ {
|
|
|
+ .pa_start = 0x48070000,
|
|
|
+ .pa_end = 0x480700ff,
|
|
|
+ .flags = ADDR_TYPE_RT
|
|
|
+ },
|
|
|
+ { }
|
|
|
+};
|
|
|
+
|
|
|
+/* l4_per -> i2c1 */
|
|
|
+static struct omap_hwmod_ocp_if omap44xx_l4_per__i2c1 = {
|
|
|
+ .master = &omap44xx_l4_per_hwmod,
|
|
|
+ .slave = &omap44xx_i2c1_hwmod,
|
|
|
+ .clk = "l4_div_ck",
|
|
|
+ .addr = omap44xx_i2c1_addrs,
|
|
|
+ .user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
|
+};
|
|
|
+
|
|
|
+static struct omap_hwmod_addr_space omap44xx_i2c2_addrs[] = {
|
|
|
+ {
|
|
|
+ .pa_start = 0x48072000,
|
|
|
+ .pa_end = 0x480720ff,
|
|
|
+ .flags = ADDR_TYPE_RT
|
|
|
+ },
|
|
|
+ { }
|
|
|
+};
|
|
|
+
|
|
|
+/* l4_per -> i2c2 */
|
|
|
+static struct omap_hwmod_ocp_if omap44xx_l4_per__i2c2 = {
|
|
|
+ .master = &omap44xx_l4_per_hwmod,
|
|
|
+ .slave = &omap44xx_i2c2_hwmod,
|
|
|
+ .clk = "l4_div_ck",
|
|
|
+ .addr = omap44xx_i2c2_addrs,
|
|
|
+ .user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
|
+};
|
|
|
+
|
|
|
+static struct omap_hwmod_addr_space omap44xx_i2c3_addrs[] = {
|
|
|
+ {
|
|
|
+ .pa_start = 0x48060000,
|
|
|
+ .pa_end = 0x480600ff,
|
|
|
+ .flags = ADDR_TYPE_RT
|
|
|
+ },
|
|
|
+ { }
|
|
|
+};
|
|
|
+
|
|
|
+/* l4_per -> i2c3 */
|
|
|
+static struct omap_hwmod_ocp_if omap44xx_l4_per__i2c3 = {
|
|
|
+ .master = &omap44xx_l4_per_hwmod,
|
|
|
+ .slave = &omap44xx_i2c3_hwmod,
|
|
|
+ .clk = "l4_div_ck",
|
|
|
+ .addr = omap44xx_i2c3_addrs,
|
|
|
+ .user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
|
+};
|
|
|
+
|
|
|
+static struct omap_hwmod_addr_space omap44xx_i2c4_addrs[] = {
|
|
|
+ {
|
|
|
+ .pa_start = 0x48350000,
|
|
|
+ .pa_end = 0x483500ff,
|
|
|
+ .flags = ADDR_TYPE_RT
|
|
|
+ },
|
|
|
+ { }
|
|
|
+};
|
|
|
+
|
|
|
+/* l4_per -> i2c4 */
|
|
|
+static struct omap_hwmod_ocp_if omap44xx_l4_per__i2c4 = {
|
|
|
+ .master = &omap44xx_l4_per_hwmod,
|
|
|
+ .slave = &omap44xx_i2c4_hwmod,
|
|
|
+ .clk = "l4_div_ck",
|
|
|
+ .addr = omap44xx_i2c4_addrs,
|
|
|
+ .user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
|
+};
|
|
|
+
|
|
|
+/* l3_main_2 -> ipu */
|
|
|
+static struct omap_hwmod_ocp_if omap44xx_l3_main_2__ipu = {
|
|
|
+ .master = &omap44xx_l3_main_2_hwmod,
|
|
|
+ .slave = &omap44xx_ipu_hwmod,
|
|
|
+ .clk = "l3_div_ck",
|
|
|
+ .user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
|
+};
|
|
|
+
|
|
|
+static struct omap_hwmod_addr_space omap44xx_iss_addrs[] = {
|
|
|
+ {
|
|
|
+ .pa_start = 0x52000000,
|
|
|
+ .pa_end = 0x520000ff,
|
|
|
+ .flags = ADDR_TYPE_RT
|
|
|
+ },
|
|
|
+ { }
|
|
|
+};
|
|
|
+
|
|
|
+/* l3_main_2 -> iss */
|
|
|
+static struct omap_hwmod_ocp_if omap44xx_l3_main_2__iss = {
|
|
|
+ .master = &omap44xx_l3_main_2_hwmod,
|
|
|
+ .slave = &omap44xx_iss_hwmod,
|
|
|
+ .clk = "l3_div_ck",
|
|
|
+ .addr = omap44xx_iss_addrs,
|
|
|
+ .user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
|
+};
|
|
|
+
|
|
|
+/* iva -> sl2if */
|
|
|
+static struct omap_hwmod_ocp_if __maybe_unused omap44xx_iva__sl2if = {
|
|
|
+ .master = &omap44xx_iva_hwmod,
|
|
|
+ .slave = &omap44xx_sl2if_hwmod,
|
|
|
+ .clk = "dpll_iva_m5x2_ck",
|
|
|
+ .user = OCP_USER_IVA,
|
|
|
+};
|
|
|
+
|
|
|
+static struct omap_hwmod_addr_space omap44xx_iva_addrs[] = {
|
|
|
+ {
|
|
|
+ .pa_start = 0x5a000000,
|
|
|
+ .pa_end = 0x5a07ffff,
|
|
|
+ .flags = ADDR_TYPE_RT
|
|
|
+ },
|
|
|
+ { }
|
|
|
+};
|
|
|
+
|
|
|
+/* l3_main_2 -> iva */
|
|
|
+static struct omap_hwmod_ocp_if omap44xx_l3_main_2__iva = {
|
|
|
+ .master = &omap44xx_l3_main_2_hwmod,
|
|
|
+ .slave = &omap44xx_iva_hwmod,
|
|
|
+ .clk = "l3_div_ck",
|
|
|
+ .addr = omap44xx_iva_addrs,
|
|
|
+ .user = OCP_USER_MPU,
|
|
|
+};
|
|
|
+
|
|
|
+static struct omap_hwmod_addr_space omap44xx_kbd_addrs[] = {
|
|
|
+ {
|
|
|
+ .pa_start = 0x4a31c000,
|
|
|
+ .pa_end = 0x4a31c07f,
|
|
|
+ .flags = ADDR_TYPE_RT
|
|
|
+ },
|
|
|
+ { }
|
|
|
+};
|
|
|
+
|
|
|
+/* l4_wkup -> kbd */
|
|
|
+static struct omap_hwmod_ocp_if omap44xx_l4_wkup__kbd = {
|
|
|
+ .master = &omap44xx_l4_wkup_hwmod,
|
|
|
+ .slave = &omap44xx_kbd_hwmod,
|
|
|
+ .clk = "l4_wkup_clk_mux_ck",
|
|
|
+ .addr = omap44xx_kbd_addrs,
|
|
|
+ .user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
|
+};
|
|
|
+
|
|
|
+static struct omap_hwmod_addr_space omap44xx_mailbox_addrs[] = {
|
|
|
+ {
|
|
|
+ .pa_start = 0x4a0f4000,
|
|
|
+ .pa_end = 0x4a0f41ff,
|
|
|
+ .flags = ADDR_TYPE_RT
|
|
|
+ },
|
|
|
+ { }
|
|
|
+};
|
|
|
+
|
|
|
+/* l4_cfg -> mailbox */
|
|
|
+static struct omap_hwmod_ocp_if omap44xx_l4_cfg__mailbox = {
|
|
|
+ .master = &omap44xx_l4_cfg_hwmod,
|
|
|
+ .slave = &omap44xx_mailbox_hwmod,
|
|
|
+ .clk = "l4_div_ck",
|
|
|
+ .addr = omap44xx_mailbox_addrs,
|
|
|
+ .user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
|
+};
|
|
|
+
|
|
|
+static struct omap_hwmod_addr_space omap44xx_mcasp_addrs[] = {
|
|
|
+ {
|
|
|
+ .pa_start = 0x40128000,
|
|
|
+ .pa_end = 0x401283ff,
|
|
|
+ .flags = ADDR_TYPE_RT
|
|
|
+ },
|
|
|
+ { }
|
|
|
+};
|
|
|
+
|