|
@@ -172,3 +172,79 @@
|
|
|
#define MPP24_GPIO MPP(24, 0x0, 1, 1, 1)
|
|
|
#define MPP24_UA2_TXD MPP(24, 0x4, 0, 0, 1)
|
|
|
#define MPP24_TDM_INTn MPP(24, 0x6, 0, 0, 1)
|
|
|
+#define MPP24_UNUSED MPP(24, 0x1, 0, 0, 1)
|
|
|
+
|
|
|
+
|
|
|
+#define MPP25_GPIO MPP(25, 0x0, 1, 1, 1)
|
|
|
+#define MPP25_UA2_RXD MPP(25, 0x4, 0, 0, 1)
|
|
|
+#define MPP25_TDM_RSTn MPP(25, 0x6, 0, 0, 1)
|
|
|
+#define MPP25_UNUSED MPP(25, 0x1, 0, 0, 1)
|
|
|
+
|
|
|
+
|
|
|
+#define MPP26_GPIO MPP(26, 0x0, 1, 1, 1)
|
|
|
+#define MPP26_UA2_CTSn MPP(26, 0x4, 0, 0, 1)
|
|
|
+#define MPP26_TDM_PCLK MPP(26, 0x6, 0, 0, 1)
|
|
|
+#define MPP26_UNUSED MPP(26, 0x1, 0, 0, 1)
|
|
|
+
|
|
|
+
|
|
|
+#define MPP27_GPIO MPP(27, 0x0, 1, 1, 1)
|
|
|
+#define MPP27_UA2_RTSn MPP(27, 0x4, 0, 0, 1)
|
|
|
+#define MPP27_TDM_FSYNC MPP(27, 0x6, 0, 0, 1)
|
|
|
+#define MPP27_UNUSED MPP(27, 0x1, 0, 0, 1)
|
|
|
+
|
|
|
+
|
|
|
+#define MPP28_GPIO MPP(28, 0x0, 1, 1, 1)
|
|
|
+#define MPP28_UA3_TXD MPP(28, 0x4, 0, 0, 1)
|
|
|
+#define MPP28_TDM_DRX MPP(28, 0x6, 0, 0, 1)
|
|
|
+#define MPP28_UNUSED MPP(28, 0x1, 0, 0, 1)
|
|
|
+
|
|
|
+#define MPP29_GPIO MPP(29, 0x0, 1, 1, 1)
|
|
|
+#define MPP29_UA3_RXD MPP(29, 0x4, 0, 0, 1)
|
|
|
+#define MPP29_SYSRST_OUTn MPP(29, 0x5, 0, 0, 1)
|
|
|
+#define MPP29_TDM_DTX MPP(29, 0x6, 0, 0, 1)
|
|
|
+#define MPP29_UNUSED MPP(29, 0x1, 0, 0, 1)
|
|
|
+
|
|
|
+#define MPP30_GPIO MPP(30, 0x0, 1, 1, 1)
|
|
|
+#define MPP30_UA3_CTSn MPP(30, 0x4, 0, 0, 1)
|
|
|
+#define MPP30_UNUSED MPP(30, 0x1, 0, 0, 1)
|
|
|
+
|
|
|
+#define MPP31_GPIO MPP(31, 0x0, 1, 1, 1)
|
|
|
+#define MPP31_UA3_RTSn MPP(31, 0x4, 0, 0, 1)
|
|
|
+#define MPP31_TDM1_SCSn MPP(31, 0x6, 0, 0, 1)
|
|
|
+#define MPP31_UNUSED MPP(31, 0x1, 0, 0, 1)
|
|
|
+
|
|
|
+
|
|
|
+#define MPP32_GPIO MPP(32, 0x1, 1, 1, 1)
|
|
|
+#define MPP32_UA3_TDX MPP(32, 0x4, 0, 0, 1)
|
|
|
+#define MPP32_SYSRST_OUTn MPP(32, 0x5, 0, 0, 1)
|
|
|
+#define MPP32_TDM0_RXQ MPP(32, 0x6, 0, 0, 1)
|
|
|
+#define MPP32_UNUSED MPP(32, 0x3, 0, 0, 1)
|
|
|
+
|
|
|
+
|
|
|
+#define MPP33_GPIO MPP(33, 0x1, 1, 1, 1)
|
|
|
+#define MPP33_UA3_RDX MPP(33, 0x4, 0, 0, 1)
|
|
|
+#define MPP33_TDM0_TXQ MPP(33, 0x6, 0, 0, 1)
|
|
|
+#define MPP33_UNUSED MPP(33, 0x3, 0, 0, 1)
|
|
|
+
|
|
|
+
|
|
|
+
|
|
|
+#define MPP34_GPIO MPP(34, 0x1, 1, 1, 1)
|
|
|
+#define MPP34_UA2_TDX MPP(34, 0x4, 0, 0, 1)
|
|
|
+#define MPP34_TDM1_RXQ MPP(34, 0x6, 0, 0, 1)
|
|
|
+#define MPP34_UNUSED MPP(34, 0x3, 0, 0, 1)
|
|
|
+
|
|
|
+
|
|
|
+
|
|
|
+#define MPP35_GPIO MPP(35, 0x1, 1, 1, 1)
|
|
|
+#define MPP35_UA2_RDX MPP(35, 0x4, 0, 0, 1)
|
|
|
+#define MPP35_TDM1_TXQ MPP(35, 0x6, 0, 0, 1)
|
|
|
+#define MPP35_UNUSED MPP(35, 0x3, 0, 0, 1)
|
|
|
+
|
|
|
+#define MPP36_GPIO MPP(36, 0x1, 1, 1, 1)
|
|
|
+#define MPP36_UA0_CTSn MPP(36, 0x2, 0, 0, 1)
|
|
|
+#define MPP36_UA2_TDX MPP(36, 0x4, 0, 0, 1)
|
|
|
+#define MPP36_TDM0_SCSn MPP(36, 0x6, 0, 0, 1)
|
|
|
+#define MPP36_UNUSED MPP(36, 0x3, 0, 0, 1)
|
|
|
+
|
|
|
+
|
|
|
+#define MPP37_GPIO MPP(37, 0x1, 1, 1, 1)
|