|
@@ -5913,3 +5913,132 @@ static struct omap_hwmod_addr_space omap44xx_timer7_addrs[] = {
|
|
|
},
|
|
|
{ }
|
|
|
};
|
|
|
+
|
|
|
+/* l4_abe -> timer7 */
|
|
|
+static struct omap_hwmod_ocp_if omap44xx_l4_abe__timer7 = {
|
|
|
+ .master = &omap44xx_l4_abe_hwmod,
|
|
|
+ .slave = &omap44xx_timer7_hwmod,
|
|
|
+ .clk = "ocp_abe_iclk",
|
|
|
+ .addr = omap44xx_timer7_addrs,
|
|
|
+ .user = OCP_USER_MPU,
|
|
|
+};
|
|
|
+
|
|
|
+static struct omap_hwmod_addr_space omap44xx_timer7_dma_addrs[] = {
|
|
|
+ {
|
|
|
+ .pa_start = 0x4903c000,
|
|
|
+ .pa_end = 0x4903c07f,
|
|
|
+ .flags = ADDR_TYPE_RT
|
|
|
+ },
|
|
|
+ { }
|
|
|
+};
|
|
|
+
|
|
|
+/* l4_abe -> timer7 (dma) */
|
|
|
+static struct omap_hwmod_ocp_if omap44xx_l4_abe__timer7_dma = {
|
|
|
+ .master = &omap44xx_l4_abe_hwmod,
|
|
|
+ .slave = &omap44xx_timer7_hwmod,
|
|
|
+ .clk = "ocp_abe_iclk",
|
|
|
+ .addr = omap44xx_timer7_dma_addrs,
|
|
|
+ .user = OCP_USER_SDMA,
|
|
|
+};
|
|
|
+
|
|
|
+static struct omap_hwmod_addr_space omap44xx_timer8_addrs[] = {
|
|
|
+ {
|
|
|
+ .pa_start = 0x4013e000,
|
|
|
+ .pa_end = 0x4013e07f,
|
|
|
+ .flags = ADDR_TYPE_RT
|
|
|
+ },
|
|
|
+ { }
|
|
|
+};
|
|
|
+
|
|
|
+/* l4_abe -> timer8 */
|
|
|
+static struct omap_hwmod_ocp_if omap44xx_l4_abe__timer8 = {
|
|
|
+ .master = &omap44xx_l4_abe_hwmod,
|
|
|
+ .slave = &omap44xx_timer8_hwmod,
|
|
|
+ .clk = "ocp_abe_iclk",
|
|
|
+ .addr = omap44xx_timer8_addrs,
|
|
|
+ .user = OCP_USER_MPU,
|
|
|
+};
|
|
|
+
|
|
|
+static struct omap_hwmod_addr_space omap44xx_timer8_dma_addrs[] = {
|
|
|
+ {
|
|
|
+ .pa_start = 0x4903e000,
|
|
|
+ .pa_end = 0x4903e07f,
|
|
|
+ .flags = ADDR_TYPE_RT
|
|
|
+ },
|
|
|
+ { }
|
|
|
+};
|
|
|
+
|
|
|
+/* l4_abe -> timer8 (dma) */
|
|
|
+static struct omap_hwmod_ocp_if omap44xx_l4_abe__timer8_dma = {
|
|
|
+ .master = &omap44xx_l4_abe_hwmod,
|
|
|
+ .slave = &omap44xx_timer8_hwmod,
|
|
|
+ .clk = "ocp_abe_iclk",
|
|
|
+ .addr = omap44xx_timer8_dma_addrs,
|
|
|
+ .user = OCP_USER_SDMA,
|
|
|
+};
|
|
|
+
|
|
|
+static struct omap_hwmod_addr_space omap44xx_timer9_addrs[] = {
|
|
|
+ {
|
|
|
+ .pa_start = 0x4803e000,
|
|
|
+ .pa_end = 0x4803e07f,
|
|
|
+ .flags = ADDR_TYPE_RT
|
|
|
+ },
|
|
|
+ { }
|
|
|
+};
|
|
|
+
|
|
|
+/* l4_per -> timer9 */
|
|
|
+static struct omap_hwmod_ocp_if omap44xx_l4_per__timer9 = {
|
|
|
+ .master = &omap44xx_l4_per_hwmod,
|
|
|
+ .slave = &omap44xx_timer9_hwmod,
|
|
|
+ .clk = "l4_div_ck",
|
|
|
+ .addr = omap44xx_timer9_addrs,
|
|
|
+ .user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
|
+};
|
|
|
+
|
|
|
+static struct omap_hwmod_addr_space omap44xx_timer10_addrs[] = {
|
|
|
+ {
|
|
|
+ .pa_start = 0x48086000,
|
|
|
+ .pa_end = 0x4808607f,
|
|
|
+ .flags = ADDR_TYPE_RT
|
|
|
+ },
|
|
|
+ { }
|
|
|
+};
|
|
|
+
|
|
|
+/* l4_per -> timer10 */
|
|
|
+static struct omap_hwmod_ocp_if omap44xx_l4_per__timer10 = {
|
|
|
+ .master = &omap44xx_l4_per_hwmod,
|
|
|
+ .slave = &omap44xx_timer10_hwmod,
|
|
|
+ .clk = "l4_div_ck",
|
|
|
+ .addr = omap44xx_timer10_addrs,
|
|
|
+ .user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
|
+};
|
|
|
+
|
|
|
+static struct omap_hwmod_addr_space omap44xx_timer11_addrs[] = {
|
|
|
+ {
|
|
|
+ .pa_start = 0x48088000,
|
|
|
+ .pa_end = 0x4808807f,
|
|
|
+ .flags = ADDR_TYPE_RT
|
|
|
+ },
|
|
|
+ { }
|
|
|
+};
|
|
|
+
|
|
|
+/* l4_per -> timer11 */
|
|
|
+static struct omap_hwmod_ocp_if omap44xx_l4_per__timer11 = {
|
|
|
+ .master = &omap44xx_l4_per_hwmod,
|
|
|
+ .slave = &omap44xx_timer11_hwmod,
|
|
|
+ .clk = "l4_div_ck",
|
|
|
+ .addr = omap44xx_timer11_addrs,
|
|
|
+ .user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
|
+};
|
|
|
+
|
|
|
+static struct omap_hwmod_addr_space omap44xx_uart1_addrs[] = {
|
|
|
+ {
|
|
|
+ .pa_start = 0x4806a000,
|
|
|
+ .pa_end = 0x4806a0ff,
|
|
|
+ .flags = ADDR_TYPE_RT
|
|
|
+ },
|
|
|
+ { }
|
|
|
+};
|
|
|
+
|
|
|
+/* l4_per -> uart1 */
|
|
|
+static struct omap_hwmod_ocp_if omap44xx_l4_per__uart1 = {
|